0
Your cart

Your cart is empty

Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design

Buy Now

Advances in Embedded and Fan-Out Wafer Level Packaging Technologies (Hardcover) Loot Price: R2,725
Discovery Miles 27 250
You Save: R674 (20%)
Advances in Embedded and Fan-Out Wafer Level Packaging Technologies (Hardcover): B Keser

Advances in Embedded and Fan-Out Wafer Level Packaging Technologies (Hardcover)

B Keser

 (sign in to rate)
List price R3,399 Loot Price R2,725 Discovery Miles 27 250 | Repayment Terms: R255 pm x 12* You Save R674 (20%)

Bookmark and Share

Expected to ship within 7 - 13 working days

Examines the advantages of Embedded and FO-WLP technologies, potential application spaces, package structures available in the industry, process flows, and material challenges Embedded and fan-out wafer level packaging (FO-WLP) technologies have been developed across the industry over the past 15 years and have been in high volume manufacturing for nearly a decade. This book covers the advances that have been made in this new packaging technology and discusses the many benefits it provides to the electronic packaging industry and supply chain. It provides a compact overview of the major types of technologies offered in this field, on what is available, how it is processed, what is driving its development, and the pros and cons. Filled with contributions from some of the field's leading experts, Advances in Embedded and Fan-Out Wafer Level Packaging Technologies begins with a look at the history of the technology. It then goes on to examine the biggest technology and marketing trends. Other sections are dedicated to chip-first FO-WLP, chip-last FO-WLP, embedded die packaging, materials challenges, equipment challenges, and resulting technology fusions. Discusses specific company standards and their development results Content relates to practice as well as to contemporary and future challenges in electronics system integration and packaging Advances in Embedded and Fan-Out Wafer Level Packaging Technologies will appeal to microelectronic packaging engineers, managers, and decision makers working in OEMs, IDMs, IFMs, OSATs, silicon foundries, materials suppliers, equipment suppliers, and CAD tool suppliers. It is also an excellent book for professors and graduate students working in microelectronic packaging research.

General

Imprint: Wiley-Blackwell
Country of origin: United States
Release date: March 2019
First published: 2019
Authors: B Keser
Dimensions: 235 x 154 x 31mm (L x W x T)
Format: Hardcover
Pages: 576
ISBN-13: 978-1-119-31413-4
Categories: Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components
Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design > General
LSN: 1-119-31413-5
Barcode: 9781119314134

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners