0
Your cart

Your cart is empty

Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components

Buy Now

Low-Voltage CMOS Log Companding Analog Design (Hardcover, 2003 ed.) Loot Price: R3,137
Discovery Miles 31 370
Low-Voltage CMOS Log Companding Analog Design (Hardcover, 2003 ed.): Francisco Serra-Graells, Adoracion Rueda, Jose L. Huertas

Low-Voltage CMOS Log Companding Analog Design (Hardcover, 2003 ed.)

Francisco Serra-Graells, Adoracion Rueda, Jose L. Huertas

Series: The Springer International Series in Engineering and Computer Science, 733

 (sign in to rate)
Loot Price R3,137 Discovery Miles 31 370 | Repayment Terms: R294 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

Low-Voltage CMOS Log Companding Analog Design presents in detail state-of-the-art analog circuit techniques for the very low-voltage and low-power design of systems-on-chip in CMOS technologies. The proposed strategy is mainly based on two bases: the Instantaneous Log Companding Theory, and the MOSFET operating in the subthreshold region. The former allows inner compression of the voltage dynamic-range for very low-voltage operation, while the latter is compatible with CMOS technologies and suitable for low-power circuits. The required background on the specific modeling of the MOS transistor for Companding is supplied at the beginning. Following this general approach, a complete set of CMOS basic building blocks is proposed and analyzed for a wide variety of analog signal processing. In particular, the covered areas include: amplification and AGC, arbitrary filtering, PTAT generation, and pulse duration modulation (PDM). For each topic, several case studies are considered to illustrate the design methodology. Also, integrated examples in 1.2um and 0.35um CMOS technologies are reported to verify the good agreement between design equations and experimental data. The resulting analog circuit topologies exhibit very low-voltage (i.e. 1V) and low-power (few tenths of uA) capabilities. Apart from these specific design examples, a real industrial application in the field of hearing aids is also presented as the main demonstrator of all the proposed basic building blocks. This system-on-chip exhibits true 1V operation, high flexibility through digital programmability and very low-power consumption (about 300uA including the Class-D amplifier). As a result, the reported ASIC can meet the specifications of a complete family of common hearing aid models. In conclusion, this book is addressed to both industry ASIC designers who can apply its contents to the synthesis of very low-power systems-on-chip in standard CMOS technologies, as well as to the teachers of modern circuit design in electronic engineering.

General

Imprint: Springer-Verlag New York
Country of origin: United States
Series: The Springer International Series in Engineering and Computer Science, 733
Release date: June 2003
First published: 2003
Authors: Francisco Serra-Graells • Adoracion Rueda • Jose L. Huertas
Dimensions: 235 x 155 x 14mm (L x W x T)
Format: Hardcover
Pages: 192
Edition: 2003 ed.
ISBN-13: 978-1-4020-7445-5
Categories: Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components
LSN: 1-4020-7445-X
Barcode: 9781402074455

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners