0
Your cart

Your cart is empty

Browse All Departments
  • All Departments
Price
  • R1,000 - R2,500 (1)
  • R5,000 - R10,000 (1)
  • -
Status
Brand

Showing 1 - 2 of 2 matches in All Departments

Design of Low-Power Coarse-Grained Reconfigurable Architectures (Paperback): Yoonjin Kim, Rabi N Mahapatra Design of Low-Power Coarse-Grained Reconfigurable Architectures (Paperback)
Yoonjin Kim, Rabi N Mahapatra
R2,304 Discovery Miles 23 040 Ships in 12 - 19 working days

Coarse-grained reconfigurable architecture (CGRA) has emerged as a solution for flexible, application-specific optimization of embedded systems. Helping you understand the issues involved in designing and constructing embedded systems, Design of Low-Power Coarse-Grained Reconfigurable Architectures offers new frameworks for optimizing the architecture of components in embedded systems in order to decrease area and save power. Real application benchmarks and gate-level simulations substantiate these frameworks. The first half of the book explains how to reduce power in the configuration cache. The authors present a low-power reconfiguration technique based on reusable context pipelining that merges the concept of context reuse into context pipelining. They also propose dynamic context compression capable of supporting required bits of the context words set to enable and the redundant bits set to disable. In addition, they discuss dynamic context management for reducing power consumption in the configuration cache by controlling a read/write operation of the redundant context words. Focusing on the design of a cost-effective processing element array to reduce area and power consumption, the second half of the text presents a cost-effective array fabric that uniquely rearranges processing elements and their interconnection designs. The book also describes hierarchical reconfigurable computing arrays consisting of two reconfigurable computing blocks with two types of communication structure. The two computing blocks share critical resources, offering an efficient communication interface between them and reducing the overall area. The final chapter takes an integrated approach to optimization that draws on the design schemes presented in earlier chapters. Using a case study, the authors demonstrate the synergy effect of combining multiple design schemes.

Design of Low-Power Coarse-Grained Reconfigurable Architectures (Hardcover, New): Yoonjin Kim, Rabi N Mahapatra Design of Low-Power Coarse-Grained Reconfigurable Architectures (Hardcover, New)
Yoonjin Kim, Rabi N Mahapatra
R6,122 Discovery Miles 61 220 Ships in 12 - 19 working days

Coarse-grained reconfigurable architecture (CGRA) has emerged as a solution for flexible, application-specific optimization of embedded systems. Helping you understand the issues involved in designing and constructing embedded systems, Design of Low-Power Coarse-Grained Reconfigurable Architectures offers new frameworks for optimizing the architecture of components in embedded systems in order to decrease area and save power. Real application benchmarks and gate-level simulations substantiate these frameworks. The first half of the book explains how to reduce power in the configuration cache. The authors present a low-power reconfiguration technique based on reusable context pipelining that merges the concept of context reuse into context pipelining. They also propose dynamic context compression capable of supporting required bits of the context words set to enable and the redundant bits set to disable. In addition, they discuss dynamic context management for reducing power consumption in the configuration cache by controlling a read/write operation of the redundant context words. Focusing on the design of a cost-effective processing element array to reduce area and power consumption, the second half of the text presents a cost-effective array fabric that uniquely rearranges processing elements and their interconnection designs. The book also describes hierarchical reconfigurable computing arrays consisting of two reconfigurable computing blocks with two types of communication structure. The two computing blocks share critical resources, offering an efficient communication interface between them and reducing the overall area. The final chapter takes an integrated approach to optimization that draws on the design schemes presented in earlier chapters. Using a case study, the authors demonstrate the synergy effect of combining multiple design schemes.

Free Delivery
Pinterest Twitter Facebook Google+
You may like...
Nuarl Line French Green Clay Mask…
R300 R250 Discovery Miles 2 500
Spy - Uncovering Craig Williamson
Jonathan Ancer Paperback  (6)
R280 R259 Discovery Miles 2 590
Disney 100 Sheet Mask Collection by Mad…
R500 R458 Discovery Miles 4 580
The Religion of Our Literature - Essays…
George Mccrie Paperback R601 Discovery Miles 6 010
65 Years Of Friendship
George Bizos Paperback  (2)
R391 Discovery Miles 3 910
Don't Give Up, Don't Give In - Life…
Louis Zamperini, David Rensin Paperback  (2)
R333 R302 Discovery Miles 3 020
Rapid Fire - Remarkable Miscellany
John Maytham Paperback R325 Discovery Miles 3 250
Handbook of Research on Institutional…
Yilmaz Bayar Hardcover R7,981 Discovery Miles 79 810
Crystal Aire Concentrates (Rose)(200ml)
R219 R189 Discovery Miles 1 890
Apprentice In Wonderland - How Donald…
Ramin Setoodeh Hardcover R669 R585 Discovery Miles 5 850

 

Partners