0
Your cart

Your cart is empty

Books > Professional & Technical > Electronics & communications engineering > Electronics engineering

Buy Now

Low Power Digital CMOS Design (Hardcover, 1995 ed.) Loot Price: R4,353
Discovery Miles 43 530
Low Power Digital CMOS Design (Hardcover, 1995 ed.): Anantha P. Chandrakasan, Robert W. Brodersen

Low Power Digital CMOS Design (Hardcover, 1995 ed.)

Anantha P. Chandrakasan, Robert W. Brodersen

 (sign in to rate)
Loot Price R4,353 Discovery Miles 43 530 | Repayment Terms: R408 pm x 12*

Bookmark and Share

Expected to ship within 12 - 17 working days

Power consumption has become a major design consideration for battery-operated, portable systems as well as high-performance, desktop systems. Strict limitations on power dissipation must be met by the designer while still meeting ever higher computational requirements. A comprehensive approach is thus required at all levels of system design, ranging from algorithms and architectures to the logic styles and the underlying technology. Potentially one of the most important techniques involves combining architecture optimization with voltage scaling, allowing a trade-off between silicon area and low-power operation. Architectural optimization enables supply voltages of the order of 1 V using standard CMOS technology. Several techniques can also be used to minimize the switched capacitance, including representation, optimizing signal correlations, minimizing spurious transitions, optimizing sequencing of operations, activity-driven power down, etc. The high- efficiency of DC-DC converter circuitry required for efficient, low-voltage and low-current level operation is described by Stratakos, Sullivan and Sanders. The application of various low-power techniques to a chip set for multimedia applications shows that orders-of-magnitude reduction in power consumption is possible. The book also features an analysis by Professor Meindl of the fundamental limits of power consumption achievable at all levels of the design hierarchy. Svensson, of ISI, describes emerging adiabatic switching techniques that can break the CV2f barrier and reduce the energy per computation at a fixed voltage. Srivastava, of AT&T, presents the application of aggressive shut-down techniques to microprocessor applications.

General

Imprint: Springer
Country of origin: Netherlands
Release date: June 1995
First published: 1995
Authors: Anantha P. Chandrakasan • Robert W. Brodersen
Dimensions: 235 x 155 x 23mm (L x W x T)
Format: Hardcover
Pages: 409
Edition: 1995 ed.
ISBN-13: 978-0-7923-9576-8
Categories: Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > General
LSN: 0-7923-9576-X
Barcode: 9780792395768

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners