0
Your cart

Your cart is empty

Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design

Buy Now

Compiling Parallel Loops for High Performance Computers - Partitioning, Data Assignment and Remapping (Hardcover, 1993 ed.) Loot Price: R3,125
Discovery Miles 31 250
Compiling Parallel Loops for High Performance Computers - Partitioning, Data Assignment and Remapping (Hardcover, 1993 ed.):...

Compiling Parallel Loops for High Performance Computers - Partitioning, Data Assignment and Remapping (Hardcover, 1993 ed.)

David E. Hudak, Santosh G. Abraham

Series: The Springer International Series in Engineering and Computer Science, 200

 (sign in to rate)
Loot Price R3,125 Discovery Miles 31 250 | Repayment Terms: R293 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

The exploitationof parallel processing to improve computing speeds is being examined at virtually all levels of computer science, from the study of parallel algorithms to the development of microarchitectures which employ multiple functional units. The most visible aspect of this interest in parallel processing is the commercially available multiprocessor systems which have appeared in the past decade. Unfortunately, the lack of adequate software support for the development of scientific applications that will run efficiently on multiple processors has stunted the acceptance of such systems. One of the major impediments to achieving high parallel efficiency on many data-parallel scientific applications is communication overhead, which is exemplified by cache coherency traffic and global memory overhead of interprocessors with a logically shared address space and physically distributed memory. Such techniques can be used by scientific application designers seeking to optimize code for a particular high-performance computer. In addition, these techniques can be seen as a necesary step toward developing software to support efficient paralled programs. In multiprocessor sytems with physically distributed memory, reducing communication overhead involves both data partitioning and data placement. Adaptive Data Partitioning (ADP) reduces the execution time of parallel programs by minimizing interprocessor communication for iterative data-parallel loops with near-neighbor communication. Data placement schemes are presented that reduce communication overhead. Under the loop partition specified by ADP, global data is partitioned into classes for each processor, allowing each processor to cachecertain regions of the global data set. In addition, for many scientific applications, peak parallel efficiency is achieved only when machine-specific tradeoffs between load imbalance and communication are evaluated and utilized in choosing the data partition. The techniques in this book evaluate these tradeoffs to generate optimum cyclic partitions for data-parallel loops with either a linearly varying or uniform computational structure and either neighborhood or dimensional multicast communication patterns. This tradeoff is also treated within the CPR (Collective Partitioning and Remapping) algorithm, which partitions a collection of loops with various computational structures and communication patterns. Experiments that demonstrate the advantage of ADP, data placement, cyclic partitioning and CPR were conducted on the Encore Multimax and BBN TC2000 multiprocessors using the ADAPT system, a program partitioner which automatically restructures iterative data-parallel loops. This book serves as an excellent reference and may be used as the text for an advanced course on the subject.

General

Imprint: Springer
Country of origin: Netherlands
Series: The Springer International Series in Engineering and Computer Science, 200
Release date: October 1992
First published: 1993
Authors: David E. Hudak • Santosh G. Abraham
Dimensions: 235 x 155 x 11mm (L x W x T)
Format: Hardcover
Pages: 159
Edition: 1993 ed.
ISBN-13: 978-0-7923-9283-5
Categories: Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design > General
Promotions
LSN: 0-7923-9283-3
Barcode: 9780792392835

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

You might also like..

Edsger Wybe Dijkstra - His Life, Work…
Krzysztof R. Apt, Tony Hoare Hardcover R3,326 Discovery Miles 33 260
CSS and HTML for beginners - A Beginners…
Ethan Hall Hardcover R981 Discovery Miles 9 810
CSS For Beginners - The Best CSS Guide…
Ethan Hall Hardcover R1,023 R872 Discovery Miles 8 720
Kreislauf des Lebens
Jacob Moleschott Hardcover R1,305 Discovery Miles 13 050
Grammatical and Syntactical Approaches…
Juhyun Lee, Michael J. Ostwald Hardcover R6,062 Discovery Miles 60 620
Constraint Decision-Making Systems in…
Santosh Kumar Das, Nilanjan Dey Hardcover R7,630 Discovery Miles 76 300
Advances in Intelligent Systems…
Sergey Yurish Hardcover R2,655 Discovery Miles 26 550
Heterogeneous Computing - Hardware and…
Mohamed Zahran Hardcover R1,723 Discovery Miles 17 230
Applying Integration Techniques and…
Gabor Kecskemeti Hardcover R6,903 Discovery Miles 69 030
Advancements in Instrumentation and…
Srijan Bhattacharya Hardcover R7,003 Discovery Miles 70 030
Linux - The Ultimate Beginner's Guide to…
Ryan Turner Hardcover R1,118 R934 Discovery Miles 9 340
Creativity in Load-Balance Schemes for…
Alberto Garcia-Robledo, Arturo Diaz Perez, … Hardcover R4,447 Discovery Miles 44 470

See more

Partners