0
Your cart

Your cart is empty

Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design

Buy Now

Compiling Parallel Loops for High Performance Computers - Partitioning, Data Assignment and Remapping (Paperback, Softcover reprint of the original 1st ed. 1993) Loot Price: R2,840
Discovery Miles 28 400
Compiling Parallel Loops for High Performance Computers - Partitioning, Data Assignment and Remapping (Paperback, Softcover...

Compiling Parallel Loops for High Performance Computers - Partitioning, Data Assignment and Remapping (Paperback, Softcover reprint of the original 1st ed. 1993)

David E. Hudak, Santosh G. Abraham

Series: The Springer International Series in Engineering and Computer Science, 200

 (sign in to rate)
Loot Price R2,840 Discovery Miles 28 400 | Repayment Terms: R266 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

The exploitationof parallel processing to improve computing speeds is being examined at virtually all levels of computer science, from the study of parallel algorithms to the development of microarchitectures which employ multiple functional units. The most visible aspect of this interest in parallel processing is the commercially available multiprocessor systems which have appeared in the past decade. Unfortunately, the lack of adequate software support for the development of scientific applications that will run efficiently on multiple processors has stunted the acceptance of such systems. One of the major impediments to achieving high parallel efficiency on many data-parallel scientific applications is communication overhead, which is exemplified by cache coherency traffic and global memory overhead of interprocessors with a logically shared address space and physically distributed memory. Such techniques can be used by scientific application designers seeking to optimize code for a particular high-performance computer. In addition, these techniques can be seen as a necesary step toward developing software to support efficient paralled programs.In multiprocessor sytems with physically distributed memory, reducing communication overhead involves both data partitioning and data placement. Adaptive Data Partitioning (ADP) reduces the execution time of parallel programs by minimizing interprocessor communication for iterative data-parallel loops with near-neighbor communication. Data placement schemes are presented that reduce communication overhead. Under the loop partition specified by ADP, global data is partitioned into classes for each processor, allowing each processor to cache certain regions of the global data set. In addition, for many scientific applications, peak parallel efficiency is achieved only when machine-specific tradeoffs between load imbalance and communication are evaluated and utilized in choosing the data partition. The techniques in this book evaluate these tradeoffs to generate optimum cyclic partitions for data-parallel loops with either a linearly varying or uniform computational structure and either neighborhood or dimensional multicast communication patterns.This tradeoff is also treated within the CPR (Collective Partitioning and Remapping) algorithm, which partitions a collection of loops with various computational structures and communication patterns. Experiments that demonstrate the advantage of ADP, data placement, cyclic partitioning and CPR were conducted on the Encore Multimax and BBN TC2000 multiprocessors using the ADAPT system, a program partitioner which automatically restructures iterative data-parallel loops. This book serves as an excellent reference and may be used as the text for an advanced course on the subject.

General

Imprint: Springer-Verlag New York
Country of origin: United States
Series: The Springer International Series in Engineering and Computer Science, 200
Release date: September 2012
First published: 1993
Authors: David E. Hudak • Santosh G. Abraham
Dimensions: 235 x 155 x 10mm (L x W x T)
Format: Paperback
Pages: 159
Edition: Softcover reprint of the original 1st ed. 1993
ISBN-13: 978-1-4613-6386-6
Categories: Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design > General
Promotions
LSN: 1-4613-6386-1
Barcode: 9781461363866

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

You might also like..

The System Designer's Guide to VHDL-AMS…
Peter J Ashenden, Gregory D. Peterson, … Paperback R2,421 Discovery Miles 24 210
CSS and HTML for beginners - A Beginners…
Ethan Hall Hardcover R1,115 R950 Discovery Miles 9 500
CSS For Beginners - The Best CSS Guide…
Ethan Hall Hardcover R971 R833 Discovery Miles 8 330
Advances in Intelligent Systems…
Sergey Yurish Hardcover R2,605 Discovery Miles 26 050
Blockchain - Novice to Expert - 2…
Keizer Soeze Hardcover R1,081 R913 Discovery Miles 9 130
Clean Architecture - Tips and Tricks to…
William Vance Hardcover R621 R565 Discovery Miles 5 650
Kreislauf des Lebens
Jacob Moleschott Hardcover R1,281 Discovery Miles 12 810
Advances in Delay-Tolerant Networks…
Joel J. P. C. Rodrigues Paperback R4,962 Discovery Miles 49 620
Switched-Mode Power Supply Simulation…
Steven M. Sandler Hardcover R1,518 Discovery Miles 15 180
Grammatical and Syntactical Approaches…
Juhyun Lee, Michael J. Ostwald Hardcover R5,763 Discovery Miles 57 630
Constraint Decision-Making Systems in…
Santosh Kumar Das, Nilanjan Dey Hardcover R7,253 Discovery Miles 72 530
Clean Architecture - A Comprehensive…
William Vance Hardcover R620 R563 Discovery Miles 5 630

See more

Partners