This book describes a wide variety of System-on-Chip (SoC) security
threats and vulnerabilities, as well as their sources, in each
stage of a design life cycle. The authors discuss a wide variety of
state-of-the-art security verification and validation approaches
such as formal methods and side-channel analysis, as well as
simulation-based security and trust validation approaches. This
book provides a comprehensive reference for system on chip
designers and verification and validation engineers interested in
verifying security and trust of heterogeneous SoCs.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!