0
Your cart

Your cart is empty

Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components

Buy Now

Interconnect Noise Optimization in Nanometer Technologies (Hardcover, 2006 ed.) Loot Price: R2,927
Discovery Miles 29 270
Interconnect Noise Optimization in Nanometer Technologies (Hardcover, 2006 ed.): Mohamed Elgamel, Magdy A. Bayoumi

Interconnect Noise Optimization in Nanometer Technologies (Hardcover, 2006 ed.)

Mohamed Elgamel, Magdy A. Bayoumi

 (sign in to rate)
Loot Price R2,927 Discovery Miles 29 270 | Repayment Terms: R274 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

Interconnect has become the dominating factor in determining system performance in nanometer technologies. This book is dedicated to this important subject. The primary purpose of this monograph is to provide insight and intuition into layout analysis and optimization for interconnect in high speed, high complexity integrated circuits. In this monograph, the effects of wire size, spacing between wires, wire length, coupling length, load capacitance, rise time of the inputs, place of overlap (near driver or receiver side), frequency, shields, direction of the signals, and wire width for both the aggressors and the victim wires on system performance and reliability is thoroughly investigated. Also, parameters like driver strength has been considered as several recent studies considered the simultaneous device and interconnect sizing. Crosstalk noise, as well as the impact of coupling on aggressor delay is analyzed. The pulse width of the crosstalk noise, which is of similar importance for circuit performance as the peak amplitude, is also analyzed. We have considered more parameters that can affect the signal integrity and presented a practical intensive simulation results. throughout the literature, presenting a range of CAD algorithms and techniques for synthesizing and optimizing interconnect. The practical aspects of the algorithms and models are explained with sufficient detail. It deeply investigates the most two effective parameters in layout optimization, spacing and shield insertion, that can affect both capacitive and inductive noise. Noise models needed for layouts with multi-layer multi-crosscoupling segments are investigated. Different post-layout optimization techniques are explained with complexity analysis and benchmarks tests are provided.

General

Imprint: Springer-Verlag New York
Country of origin: United States
Release date: November 2005
First published: 2006
Authors: Mohamed Elgamel • Magdy A. Bayoumi
Dimensions: 235 x 155 x 11mm (L x W x T)
Format: Hardcover
Pages: 137
Edition: 2006 ed.
ISBN-13: 978-0-387-25870-6
Categories: Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components
Promotions
LSN: 0-387-25870-1
Barcode: 9780387258706

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners