0
Your cart

Your cart is empty

Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components

Buy Now

Design Automation for Timing-Driven Layout Synthesis (Hardcover, 1993 ed.) Loot Price: R4,741
Discovery Miles 47 410
Design Automation for Timing-Driven Layout Synthesis (Hardcover, 1993 ed.): S. Sapatnekar, Sung-Mo Steve Kang

Design Automation for Timing-Driven Layout Synthesis (Hardcover, 1993 ed.)

S. Sapatnekar, Sung-Mo Steve Kang

Series: The Springer International Series in Engineering and Computer Science, 198

 (sign in to rate)
Loot Price R4,741 Discovery Miles 47 410 | Repayment Terms: R444 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

The automation of layout synthesis design under stringent timing specifications is essential for state-of-the-art VLSI circuits and systems design. Especially, the timing-driven layout synthesis with optimal placement and routing of transistors with proper sizing is most critical in view of the chip area, interconnection parasitics, circuit delay and power dissipation. This book presents a systematic and unified view of the layout synthesis problem with a strong focus on CMOS technology. The criticality of RC parasitics in the interconnects and the optimal sizing of both p-channel and n-channel translators are illustrated for motivation. Following the motivation, the problems of modeling circuit delays and translator sizing are formulated and solved with mathematical rigor. Various delay models for CMOS circuits are discussed to account for realistic interconnection parasitics, the effect of transistor sizes, and also the input slew rates. Also many of the efficient transistor sizing algorithms are critically reviewed and the most recent transistor sizing algorithm based on convex programming techniques is introduced. For design automation of the rigorous CMOS layout synthesis, an integrated system that employs a suite of functional modules is introduced for step-by-step illustration of the design optimization process that produces highly compact CMOS layouts that meet user-specified timing and logical netlist requirements. Through most rigorous discussion of the essential design automation process steps and important models and algorithms this book presents a unified systems approach that can be practiced for high-performance CMOS VLSI designs. This book serves as an excellentreference, and can be used as text in advanced courses covering VLSI design, especially for design automation of physical design.

General

Imprint: Springer
Country of origin: Netherlands
Series: The Springer International Series in Engineering and Computer Science, 198
Release date: 2001
First published: 1993
Authors: S. Sapatnekar • Sung-Mo Steve Kang
Dimensions: 235 x 155 x 17mm (L x W x T)
Format: Hardcover
Pages: 269
Edition: 1993 ed.
ISBN-13: 978-0-7923-9281-1
Categories: Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components
LSN: 0-7923-9281-7
Barcode: 9780792392811

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners