0
Your cart

Your cart is empty

Browse All Departments
  • All Departments
Price
  • R2,500 - R5,000 (2)
  • -
Status
Brand

Showing 1 - 2 of 2 matches in All Departments

Time-interleaved Analog-to-Digital Converters (Hardcover, 2011): Simon Louwsma, Ed Van Tuijl, Bram Nauta Time-interleaved Analog-to-Digital Converters (Hardcover, 2011)
Simon Louwsma, Ed Van Tuijl, Bram Nauta
R2,872 Discovery Miles 28 720 Ships in 10 - 15 working days

Time-interleaved Analog-to-Digital Converters describes the research performed on low-power time-interleaved ADCs. A detailed theoretical analysis is made of the time-interleaved Track & Hold, since it must be capable of handling signals in the GHz range with little distortion, and minimal power consumption. Timing calibration is not attractive, therefore design techniques are presented which do not require timing calibration. The design of power efficient sub-ADCs is addressed with a theoretical analysis of a successive approximation converter and a pipeline converter. It turns out that the first can consume about 10 times less power than the latter, and this conclusion is supported by literature. Time-interleaved Analog-to-Digital Converters describes the design of a high performance time-interleaved ADC, with much attention for practical design aspects, aiming at both industry and research. Measurements show best-inclass performance with a sample-rate of 1.8 GS/s, 7.9 ENOBs and a power efficiency of 1 pJ/conversion-step.

Time-interleaved Analog-to-Digital Converters (Paperback, 2011 ed.): Simon Louwsma, Ed Van Tuijl, Bram Nauta Time-interleaved Analog-to-Digital Converters (Paperback, 2011 ed.)
Simon Louwsma, Ed Van Tuijl, Bram Nauta
R2,747 Discovery Miles 27 470 Ships in 10 - 15 working days

Time-interleaved Analog-to-Digital Converters describes the research performed on low-power time-interleaved ADCs. A detailed theoretical analysis is made of the time-interleaved Track & Hold, since it must be capable of handling signals in the GHz range with little distortion, and minimal power consumption. Timing calibration is not attractive, therefore design techniques are presented which do not require timing calibration. The design of power efficient sub-ADCs is addressed with a theoretical analysis of a successive approximation converter and a pipeline converter. It turns out that the first can consume about 10 times less power than the latter, and this conclusion is supported by literature. Time-interleaved Analog-to-Digital Converters describes the design of a high performance time-interleaved ADC, with much attention for practical design aspects, aiming at both industry and research. Measurements show best-inclass performance with a sample-rate of 1.8 GS/s, 7.9 ENOBs and a power efficiency of 1 pJ/conversion-step.

Free Delivery
Pinterest Twitter Facebook Google+
You may like...
Dog Man: The Scarlet Shedder
Dav Pilkey Hardcover R420 R328 Discovery Miles 3 280
Rogz Indoor 3D Pod Dog Bed (Petrol/Grey…
R1,775 R859 Discovery Miles 8 590
Casio LW-200-7AV Watch with 10-Year…
R999 R884 Discovery Miles 8 840
Male Masturbator Cup Sex Toy
R899 R429 Discovery Miles 4 290
Munchkin Stay Put Suction Bowls (3…
R248 R229 Discovery Miles 2 290
Womens 2-Piece Fitness Gym Gloves…
R129 Discovery Miles 1 290
Fly Repellent ShooAway (White)(4 Pack)
R1,396 R1,076 Discovery Miles 10 760
3 Layer Fabric Face Mask (Blue)
R15 Discovery Miles 150
Nope
Jordan Peele Blu-ray disc R132 Discovery Miles 1 320
Catit Design Fresh & Clear Cat Drinking…
R1,220 R549 Discovery Miles 5 490

 

Partners