Time-interleaved Analog-to-Digital Converters describes the
research performed on low-power time-interleaved ADCs. A detailed
theoretical analysis is made of the time-interleaved Track &
Hold, since it must be capable of handling signals in the GHz range
with little distortion, and minimal power consumption. Timing
calibration is not attractive, therefore design techniques are
presented which do not require timing calibration. The design of
power efficient sub-ADCs is addressed with a theoretical analysis
of a successive approximation converter and a pipeline converter.
It turns out that the first can consume about 10 times less power
than the latter, and this conclusion is supported by literature.
Time-interleaved Analog-to-Digital Converters describes the design
of a high performance time-interleaved ADC, with much attention for
practical design aspects, aiming at both industry and research.
Measurements show best-inclass performance with a sample-rate of
1.8 GS/s, 7.9 ENOBs and a power efficiency of 1 pJ/conversion-step.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!