|
Showing 1 - 6 of
6 matches in All Departments
|
Information and Communication Technologies in Education, Research, and Industrial Applications - 15th International Conference, ICTERI 2019, Kherson, Ukraine, June 12-15, 2019, Revised Selected Papers (Paperback, 1st ed. 2020)
Vadim Ermolayev, Frederic Mallet, Vitaliy Yakovyna, Heinrich C. Mayr, Aleksander Spivakovsky
|
R1,608
Discovery Miles 16 080
|
Ships in 10 - 15 working days
|
This book contains extended versions of the best papers presented
at the 15th International Conference on Information and
Communication Technologies in Education, Research, and Industrial
Applications, ICTERI 2019, held in Kherson, Ukraine, in June 2019.
The 19 revised full papers included in this volume were carefully
reviewed and selected from 416 initial submissions. The papers are
organized in the following topical sections: advances in ICT and IS
research; ICT in teaching, learning, and education management;
applications of ICT in industrial and public practice.
Logical time is a relaxed form of time promoted by synchronous
languages that is functional, elastic (can be abstracted or
refined), and multiform. All these properties make logical time
adequate also at design time, whereas precise physical time
annotations should only matter in later post-synthesis stages. The
Clock Constraint Specification Language (CCSL) is a concrete
language dedicated to the modeling and analysis of logical time
properties. CCSL was initially defined as a companion for the time
model of the UML profile for MARTE. It has now become a
full-fledged domain-specific modeling language for capturing
causal, chronological and timed relationships. It should complement
other syntactic models to capture their underlying model of
computation. This book starts by describing the historical models
of concurrency that have inspired the construction of CCSL. Then,
CCSL is introduced and used to build libraries dedicated to two
emerging standard models from the automotive (East-ADL) and the
avionic (AADL) domains. Finally, an observer-based technique to
verify Esterel and VHDL implementations against CCSL specifications
is presented.
This is an EXACT reproduction of a book published before 1923. This
IS NOT an OCR'd book with strange characters, introduced
typographical errors, and jumbled words. This book may have
occasional imperfections such as missing or blurred pages, poor
pictures, errant marks, etc. that were either part of the original
artifact, or were introduced by the scanning process. We believe
this work is culturally important, and despite the imperfections,
have elected to bring it back into print as part of our continuing
commitment to the preservation of printed works worldwide. We
appreciate your understanding of the imperfections in the
preservation process, and hope you enjoy this valuable book.
|
You may like...
Loot
Nadine Gordimer
Paperback
(2)
R398
R330
Discovery Miles 3 300
|