0
Your cart

Your cart is empty

Browse All Departments
  • All Departments
Price
  • R2,500 - R5,000 (2)
  • -
Status
Brand

Showing 1 - 2 of 2 matches in All Departments

Design of Very High-Frequency Multirate Switched-Capacitor Circuits - Extending the Boundaries of CMOS Analog Front-End... Design of Very High-Frequency Multirate Switched-Capacitor Circuits - Extending the Boundaries of CMOS Analog Front-End Filtering (Hardcover, 2006 ed.)
Ben U Seng Pan, Rui Paulo da Silva Martins, Jose de Albuquerque Epifanio da Franca
R2,935 Discovery Miles 29 350 Ships in 10 - 15 working days

Design of Very High-Frequency Multirate Switched-Capacitor Circuits presents the theory and the corresponding CMOS implementation of the novel multirate sampled-data analog interpolation technique which has its great potential on very high-frequency analog frond-end filtering due to its inherent dual advantage of reducing the speed of data-converters and DSP core together with the specification relaxation of the post continuous-time filtering. This technique completely eliminates the traditional phenomenon of sampled-and-hold frequency-shaping at the lower input sampling rate. Also, in order to tackle physical IC imperfections at very high frequency, the state-of-the-art circuit design and layout techniques for high-speed Switched-Capacitor (SC) circuits are comprehensively discussed:

-Optimum circuit architecture tradeoff analysis
-Simple speed and power trade-off analysis of active elements
-High-order filtering response accuracy with respect to capacitor-ratio mismatches
-Time-interleaved effect with respect to gain and offset mismatch
-Time-interleaved effect with respect to timing-skew and random jitter with non-uniformly holding
-Stage noise analysis and allocation scheme
-Substrate and supply noise reduction
-Gain-and offset-compensation techniques
-High-bandwidth low-power amplifier design and layout
-Very low timing-skew multiphase generation

Two tailor-made optimum design examples in CMOS are presented. The first one achieves a 3-stage 8-fold SC interpolating filter with 5.5MHz bandwidth and 108MHz output sampling rate for a NTSC/PAL CCIR 601 digital video at 3 V. Another is a 15-tap 57MHz SC FIR bandpass interpolating filter with 4-fold sampling rate increase to 320MHz and the first-time embedded frequency band up-translation for DDFS system at 2.5V. The corresponding chip prototype achieves so far the highest operating frequency, highest filter order and highest center frequency with highest dynamic range under the lowest supply voltage when compared to the previously reported high-frequency SC filters in CMOS.

Design of Very High-Frequency Multirate Switched-Capacitor Circuits - Extending the Boundaries of CMOS Analog Front-End... Design of Very High-Frequency Multirate Switched-Capacitor Circuits - Extending the Boundaries of CMOS Analog Front-End Filtering (Paperback, Softcover reprint of hardcover 1st ed. 2006)
Ben U Seng Pan, Rui Paulo da Silva Martins, Jose de Albuquerque Epifanio da Franca
R2,782 Discovery Miles 27 820 Ships in 10 - 15 working days

Design of Very High-Frequency Multirate Switched-Capacitor Circuits presents the theory and the corresponding CMOS implementation of the novel multirate sampled-data analog interpolation technique which has its great potential on very high-frequency analog frond-end filtering due to its inherent dual advantage of reducing the speed of data-converters and DSP core together with the specification relaxation of the post continuous-time filtering. This technique completely eliminates the traditional phenomenon of sampled-and-hold frequency-shaping at the lower input sampling rate. Also, in order to tackle physical IC imperfections at very high frequency, the state-of-the-art circuit design and layout techniques for high-speed Switched-Capacitor (SC) circuits are comprehensively discussed:

-Optimum circuit architecture tradeoff analysis
-Simple speed and power trade-off analysis of active elements
-High-order filtering response accuracy with respect to capacitor-ratio mismatches
-Time-interleaved effect with respect to gain and offset mismatch
-Time-interleaved effect with respect to timing-skew and random jitter with non-uniformly holding
-Stage noise analysis and allocation scheme
-Substrate and supply noise reduction
-Gain-and offset-compensation techniques
-High-bandwidth low-power amplifier design and layout
-Very low timing-skew multiphase generation

Two tailor-made optimum design examples in CMOS are presented. The first one achieves a 3-stage 8-fold SC interpolating filter with 5.5MHz bandwidth and 108MHz output sampling rate for a NTSC/PAL CCIR 601 digital video at 3 V. Another is a 15-tap 57MHz SC FIR bandpass interpolating filter with 4-fold sampling rate increase to 320MHz and the first-time embedded frequency band up-translation for DDFS system at 2.5V. The corresponding chip prototype achieves so far the highest operating frequency, highest filter order and highest center frequency with highest dynamic range under the lowest supply voltage when compared to the previously reported high-frequency SC filters in CMOS.

Free Delivery
Pinterest Twitter Facebook Google+
You may like...
Dr. Brown's Fresh Firsts Silicone Feeder…
R180 R79 Discovery Miles 790
Mission Impossible 7 - Dead Reckoning…
Tom Cruise Blu-ray disc R571 Discovery Miles 5 710
Dala A2 Sketch Pad (120gsm)(36 Sheets)
R260 Discovery Miles 2 600
Loewe Agua De Loewe Ella Eau De Toilette…
R1,911 Discovery Miles 19 110
ZA Cute Butterfly Earrings and Necklace…
R712 R499 Discovery Miles 4 990
Marco Prestige Laptop Bag (Black)
R676 Discovery Miles 6 760
Ultimate Cookies & Cupcakes For Kids
Hinkler Pty Ltd Kit R299 R234 Discovery Miles 2 340
Fly Repellent ShooAway (Black)(2 Pack)
R698 R578 Discovery Miles 5 780
Elecstor GU-10 5W Rechargeable LED Bulb…
R69 R59 Discovery Miles 590
Bait - To Catch A Killer
Janine Lazarus Paperback R320 R275 Discovery Miles 2 750

 

Partners