0
Your cart

Your cart is empty

Books > Professional & Technical > Technology: general issues > Technical design

Buy Now

Design of Very High-Frequency Multirate Switched-Capacitor Circuits - Extending the Boundaries of CMOS Analog Front-End Filtering (Paperback, Softcover reprint of hardcover 1st ed. 2006) Loot Price: R2,782
Discovery Miles 27 820
Design of Very High-Frequency Multirate Switched-Capacitor Circuits - Extending the Boundaries of CMOS Analog Front-End...

Design of Very High-Frequency Multirate Switched-Capacitor Circuits - Extending the Boundaries of CMOS Analog Front-End Filtering (Paperback, Softcover reprint of hardcover 1st ed. 2006)

Ben U Seng Pan, Rui Paulo da Silva Martins, Jose de Albuquerque Epifanio da Franca

Series: The Springer International Series in Engineering and Computer Science, 867

 (sign in to rate)
Loot Price R2,782 Discovery Miles 27 820 | Repayment Terms: R261 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

Design of Very High-Frequency Multirate Switched-Capacitor Circuits presents the theory and the corresponding CMOS implementation of the novel multirate sampled-data analog interpolation technique which has its great potential on very high-frequency analog frond-end filtering due to its inherent dual advantage of reducing the speed of data-converters and DSP core together with the specification relaxation of the post continuous-time filtering. This technique completely eliminates the traditional phenomenon of sampled-and-hold frequency-shaping at the lower input sampling rate. Also, in order to tackle physical IC imperfections at very high frequency, the state-of-the-art circuit design and layout techniques for high-speed Switched-Capacitor (SC) circuits are comprehensively discussed:

-Optimum circuit architecture tradeoff analysis
-Simple speed and power trade-off analysis of active elements
-High-order filtering response accuracy with respect to capacitor-ratio mismatches
-Time-interleaved effect with respect to gain and offset mismatch
-Time-interleaved effect with respect to timing-skew and random jitter with non-uniformly holding
-Stage noise analysis and allocation scheme
-Substrate and supply noise reduction
-Gain-and offset-compensation techniques
-High-bandwidth low-power amplifier design and layout
-Very low timing-skew multiphase generation

Two tailor-made optimum design examples in CMOS are presented. The first one achieves a 3-stage 8-fold SC interpolating filter with 5.5MHz bandwidth and 108MHz output sampling rate for a NTSC/PAL CCIR 601 digital video at 3 V. Another is a 15-tap 57MHz SC FIR bandpass interpolating filter with 4-fold sampling rate increase to 320MHz and the first-time embedded frequency band up-translation for DDFS system at 2.5V. The corresponding chip prototype achieves so far the highest operating frequency, highest filter order and highest center frequency with highest dynamic range under the lowest supply voltage when compared to the previously reported high-frequency SC filters in CMOS.

General

Imprint: Springer-Verlag New York
Country of origin: United States
Series: The Springer International Series in Engineering and Computer Science, 867
Release date: November 2010
First published: 2006
Authors: Ben U Seng Pan • Rui Paulo da Silva Martins • Jose de Albuquerque Epifanio da Franca
Dimensions: 240 x 160 x 13mm (L x W x T)
Format: Paperback
Pages: 228
Edition: Softcover reprint of hardcover 1st ed. 2006
ISBN-13: 978-1-4419-3867-1
Categories: Books > Professional & Technical > Technology: general issues > Technical design > General
Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components
LSN: 1-4419-3867-2
Barcode: 9781441938671

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners