0
Your cart

Your cart is empty

Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design

Buy Now

Power-Aware Computer Systems - 4th International Workshop, PACS 2004, Portland, OR, USA, December 5, 2004, Revised Selected Papers (Paperback, 2005 ed.) Loot Price: R1,520
Discovery Miles 15 200
Power-Aware Computer Systems - 4th International Workshop, PACS 2004, Portland, OR, USA, December 5, 2004, Revised Selected...

Power-Aware Computer Systems - 4th International Workshop, PACS 2004, Portland, OR, USA, December 5, 2004, Revised Selected Papers (Paperback, 2005 ed.)

Babak Falsafi, T.N. Vijaykumar

Series: Lecture Notes in Computer Science, 3471

 (sign in to rate)
Loot Price R1,520 Discovery Miles 15 200 | Repayment Terms: R142 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

Welcome to the proceedings of the Power-Aware Computer Systems (PACS 2004) workshop held in conjunction with the 37th Annual International Sym- sium on Microarchitecture (MICRO-37). The continued increase of power and energy dissipation in computer systems has resulted in higher cost, lower re- ability, and reduced battery life in portable systems. Consequently, power and energy have become ?rst-class constraints at all layers of modern computer s- tems. PACS 2004 is the fourth workshop in its series to explore techniques to reduce power and energy at all levels of computer systems and brings together academic and industry researchers. The papers in these proceedings span a wide spectrum of areas in pow- aware systems. We have grouped the papers into the following categories: (1) microarchitecture- and circuit-level techniques, (2) power-aware memory and interconnect systems, and (3) frequency- and voltage-scaling techniques. The ?rst paper in the microarchitecture group proposes banking and wri- back ?ltering to reduce register ?le power. The second paper in this group - timizes both delay and power of the issue queue by packing two instructions in each issue queue entry and by memorizing upper-order bits of the wake-up tag. The third paper proposes bit slicing the datapath to exploit narrow width operations, and the last paper proposes to migrate application threads from one core to another in a multi-core chip to address thermal problems.

General

Imprint: Springer-Verlag
Country of origin: Germany
Series: Lecture Notes in Computer Science, 3471
Release date: December 2005
First published: 2005
Editors: Babak Falsafi • T.N. Vijaykumar
Dimensions: 235 x 155 x 10mm (L x W x T)
Format: Paperback
Pages: 181
Edition: 2005 ed.
ISBN-13: 978-3-540-29790-1
Categories: Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design > General
Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Electronic devices & materials > Microprocessors
LSN: 3-540-29790-1
Barcode: 9783540297901

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners