0
Your cart

Your cart is empty

Books > Professional & Technical > Energy technology & engineering > Electrical engineering

Buy Now

Fault-Tolerance Techniques for SRAM-Based FPGAs (Hardcover, 2006 ed.) Loot Price: R2,842
Discovery Miles 28 420
Fault-Tolerance Techniques for SRAM-Based FPGAs (Hardcover, 2006 ed.): Fernanda Lima Kastensmidt, Ricardo Reis

Fault-Tolerance Techniques for SRAM-Based FPGAs (Hardcover, 2006 ed.)

Fernanda Lima Kastensmidt, Ricardo Reis

Series: Frontiers in Electronic Testing, 32

 (sign in to rate)
Loot Price R2,842 Discovery Miles 28 420 | Repayment Terms: R266 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

Fault-tolerance in integrated circuits is not an exclusive concern regarding space designers or highly-reliable application engineers. Rather, designers of next generation products must cope with reduced margin noises due to technological advances. The continuous evolution of the fabrication technology process of semiconductor components, in terms of transistor geometry shrinking, power supply, speed, and logic density, has significantly reduced the reliability of very deep submicron integrated circuits, in face of the various internal and external sources of noise. The very popular Field Programmable Gate Arrays, customizable by SRAM cells, are a consequence of the integrated circuit evolution with millions of memory cells to implement the logic, embedded memories, routing, and more recently with embedded microprocessors cores. These re-programmable systems-on-chip platforms must be fault-tolerant to cope with present days requirements. This book discusses fault-tolerance techniques for SRAM-based Field Programmable Gate Arrays (FPGAs). It starts by showing the model of the problem and the upset effects in the programmable architecture. to protect integrated circuits against errors. A large set of methods for designing fault tolerance systems in SRAM-based FPGAs is described. Some presented techniques are based on developing a new fault-tolerant architecture with new robustness FPGA elements. Other techniques are based on protecting the high-level hardware description before the synthesis in the FPGA. The reader has the flexibility of choosing the most suitable fault-tolerance technique for its project and to compare a set of fault tolerant techniques for programmable logic applications.

General

Imprint: Springer-Verlag New York
Country of origin: United States
Series: Frontiers in Electronic Testing, 32
Release date: June 2006
First published: June 2006
Authors: Fernanda Lima Kastensmidt • Ricardo Reis
Dimensions: 297 x 210 x 18mm (L x W x T)
Format: Hardcover
Pages: 184
Edition: 2006 ed.
ISBN-13: 978-0-387-31068-8
Categories: Books > Professional & Technical > Energy technology & engineering > Electrical engineering > General
LSN: 0-387-31068-1
Barcode: 9780387310688

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners