0
Your cart

Your cart is empty

Books > Computing & IT > Computer communications & networking

Buy Now

Hierarchical Scheduling in Parallel and Cluster Systems (Paperback, Softcover reprint of the original 1st ed. 2003) Loot Price: R4,480
Discovery Miles 44 800
Hierarchical Scheduling in Parallel and Cluster Systems (Paperback, Softcover reprint of the original 1st ed. 2003): Sivarama...

Hierarchical Scheduling in Parallel and Cluster Systems (Paperback, Softcover reprint of the original 1st ed. 2003)

Sivarama Dandamudi

Series: Series in Computer Science

 (sign in to rate)
Loot Price R4,480 Discovery Miles 44 800 | Repayment Terms: R420 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

Donate to Gift Of The Givers

Multiple processor systems are an important class of parallel systems. Over the years, several architectures have been proposed to build such systems to satisfy the requirements of high performance computing. These architectures span a wide variety of system types. At the low end of the spectrum, we can build a small, shared-memory parallel system with tens of processors. These systems typically use a bus to interconnect the processors and memory. Such systems, for example, are becoming commonplace in high-performance graph ics workstations. These systems are called uniform memory access (UMA) multiprocessors because they provide uniform access of memory to all pro cessors. These systems provide a single address space, which is preferred by programmers. This architecture, however, cannot be extended even to medium systems with hundreds of processors due to bus bandwidth limitations. To scale systems to medium range i. e. , to hundreds of processors, non-bus interconnection networks have been proposed. These systems, for example, use a multistage dynamic interconnection network. Such systems also provide global, shared memory like the UMA systems. However, they introduce local and remote memories, which lead to non-uniform memory access (NUMA) architecture. Distributed-memory architecture is used for systems with thousands of pro cessors. These systems differ from the shared-memory architectures in that there is no globally accessible shared memory. Instead, they use message pass ing to facilitate communication among the processors. As a result, they do not provide single address space.

General

Imprint: Springer-Verlag New York
Country of origin: United States
Series: Series in Computer Science
Release date: September 2012
First published: 2003
Authors: Sivarama Dandamudi
Dimensions: 235 x 155 x 15mm (L x W x T)
Format: Paperback
Pages: 251
Edition: Softcover reprint of the original 1st ed. 2003
ISBN-13: 978-1-4613-4938-9
Categories: Books > Computing & IT > General theory of computing > General
Books > Computing & IT > Computer communications & networking > General
Books > Computing & IT > Applications of computing > General
Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design > General
Books > Computing & IT > Computer hardware & operating systems > Operating systems & graphical user interfaces (GUIs) > General
LSN: 1-4613-4938-9
Barcode: 9781461349389

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners