0
Your cart

Your cart is empty

Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design

Buy Now

The Interaction of Compilation Technology and Computer Architecture (Paperback, Softcover reprint of the original 1st ed. 1994) Loot Price: R3,004
Discovery Miles 30 040
The Interaction of Compilation Technology and Computer Architecture (Paperback, Softcover reprint of the original 1st ed....

The Interaction of Compilation Technology and Computer Architecture (Paperback, Softcover reprint of the original 1st ed. 1994)

David J. Lilja, Peter L. Bird

 (sign in to rate)
Loot Price R3,004 Discovery Miles 30 040 | Repayment Terms: R282 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

In brief summary, the following results were presented in this work: * A linear time approach was developed to find register requirements for any specified CS schedule or filled MRT. * An algorithm was developed for finding register requirements for any kernel that has a dependence graph that is acyclic and has no data reuse on machines with depth independent instruction templates. * We presented an efficient method of estimating register requirements as a function of pipeline depth. * We developed a technique for efficiently finding bounds on register require ments as a function of pipeline depth. * Presented experimental data to verify these new techniques. * discussed some interesting design points for register file size on a number of different architectures. REFERENCES [1] Robert P. Colwell, Robert P. Nix, John J O'Donnell, David B Papworth, and Paul K. Rodman. A VLIW Architecture for a Trace Scheduling Com piler. In Architectural Support for Programming Languages and Operating Systems, pages 180-192, 1982. [2] C. Eisenbeis, W. Jalby, and A. Lichnewsky. Compile-Time Optimization of Memory and Register Usage on the Cray-2. In Proceedings of the Second Workshop on Languages and Compilers, Urbana l/inois, August 1989. [3] C. Eisenbeis, William Jalby, and Alain Lichnewsky. Squeezing More CPU Performance Out of a Cray-2 by Vector Block Scheduling. In Proceedings of Supercomputing '88, pages 237-246, 1988. [4] Michael J. Flynn. Very High-Speed Computing Systems. Proceedings of the IEEE, 54:1901-1909, December 1966.

General

Imprint: Springer-Verlag New York
Country of origin: United States
Release date: December 2012
First published: 1994
Editors: David J. Lilja • Peter L. Bird
Dimensions: 235 x 155 x 15mm (L x W x T)
Format: Paperback
Pages: 285
Edition: Softcover reprint of the original 1st ed. 1994
ISBN-13: 978-1-4613-6154-1
Categories: Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design > General
Books > Computing & IT > Computer hardware & operating systems > Operating systems & graphical user interfaces (GUIs) > General
Books > Computing & IT > Computer programming > Programming languages > General
LSN: 1-4613-6154-0
Barcode: 9781461361541

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners