|
Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design
|
Buy Now
A Pipelined Multi-core MIPS Machine - Hardware Implementation and Correctness Proof (Paperback, 2014 ed.)
Loot Price: R2,642
Discovery Miles 26 420
|
|
|
A Pipelined Multi-core MIPS Machine - Hardware Implementation and Correctness Proof (Paperback, 2014 ed.)
Series: Lecture Notes in Computer Science, 9000
Expected to ship within 10 - 15 working days
|
This monograph is based on the third author's lectures on computer
architecture, given in the summer semester 2013 at Saarland
University, Germany. It contains a gate level construction of a
multi-core machine with pipelined MIPS processor cores and a
sequentially consistent shared memory. The book contains the first
correctness proofs for both the gate level implementation of a
multi-core processor and also of a cache based sequentially
consistent shared memory. This opens the way to the formal
verification of synthesizable hardware for multi-core processors in
the future. Constructions are in a gate level hardware model and
thus deterministic. In contrast the reference models against which
correctness is shown are nondeterministic. The development of the
additional machinery for these proofs and the correctness proof of
the shared memory at the gate level are the main technical
contributions of this work.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!
|
You might also like..
|
Email address subscribed successfully.
A activation email has been sent to you.
Please click the link in that email to activate your subscription.
Welcome to Loot.co.za!
Sign in / Register |Wishlists & Gift Vouchers |Help | Advanced search
