0
Your cart

Your cart is empty

Books > Professional & Technical > Energy technology & engineering > Electrical engineering

Buy Now

Direct Transistor-Level Layout for Digital Blocks (Paperback, Softcover reprint of the original 1st ed. 2004) Loot Price: R2,611
Discovery Miles 26 110
Direct Transistor-Level Layout for Digital Blocks (Paperback, Softcover reprint of the original 1st ed. 2004): Prakash...

Direct Transistor-Level Layout for Digital Blocks (Paperback, Softcover reprint of the original 1st ed. 2004)

Prakash Gopalakrishnan, Rob A. Rutenbar

 (sign in to rate)
Loot Price R2,611 Discovery Miles 26 110 | Repayment Terms: R245 pm x 12*

Bookmark and Share

Expected to ship within 18 - 22 working days

Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library. Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability. The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout. Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers.

General

Imprint: Springer-Verlag New York
Country of origin: United States
Release date: August 2014
First published: 2004
Authors: Prakash Gopalakrishnan • Rob A. Rutenbar
Dimensions: 235 x 155 x 8mm (L x W x T)
Format: Paperback
Pages: 125
Edition: Softcover reprint of the original 1st ed. 2004
ISBN-13: 978-1-4757-7951-6
Categories: Books > Professional & Technical > Technology: general issues > Technical design > Computer aided design (CAD)
Books > Professional & Technical > Energy technology & engineering > Electrical engineering > General
Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components
Promotions
LSN: 1-4757-7951-8
Barcode: 9781475779516

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

You might also like..

Power System Analysis and Design, SI…
J. Duncan Glover, Mulukutla Sarma, … Paperback R1,366 R1,270 Discovery Miles 12 700
Power Machines N6
Paperback R399 Discovery Miles 3 990
Hybrid-Renewable Energy Systems in…
Hina Fathima, Prabaharan N, … Paperback R4,492 R4,170 Discovery Miles 41 700
Smart Sensors and MEMS - Intelligent…
S. Nihtianov, A. Luque Paperback R6,287 R5,808 Discovery Miles 58 080
Ultra-Supercritical Coal Power Plants…
Dongke Zhang Ftse Hardcover R4,072 R3,790 Discovery Miles 37 900
Biomass Combustion Science, Technology…
Lasse Rosendahl Hardcover R4,381 Discovery Miles 43 810
Combined Cycle Systems for Near-Zero…
Ashok D Rao Hardcover R4,213 Discovery Miles 42 130
Power Plant Life Management and…
John E. Oakey Hardcover R5,701 Discovery Miles 57 010
High Temperature Superconductors (HTS…
Ziad Melhem Hardcover R4,493 Discovery Miles 44 930
Microgeneration - Low energy strategies…
Dave Parker Paperback R928 Discovery Miles 9 280
Practical Grounding, Bonding, Shielding…
G. Vijayaraghavan, Mark Brown, … Paperback R1,427 Discovery Miles 14 270
Power Electronic Control in Electrical…
Enrique Acha, Vassilios Agelidis, … Hardcover R3,103 Discovery Miles 31 030

See more

Partners