This self-contained book addresses the need for analysis,
characterization, estimation, and optimization of the various forms
of power dissipation in the presence of process variations of
nano-CMOS technologies. The authors show very large-scale
integration (VLSI) researchers and engineers how to minimize the
different types of power consumption of digital circuits. The
material deals primarily with high-level (architectural or
behavioral) energy dissipation.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!