0
Your cart

Your cart is empty

Books

Buy Now

Energy Efficient and Reliable Embedded Nanoscale SRAM Design Loot Price: R3,772
Discovery Miles 37 720
Energy Efficient and Reliable Embedded Nanoscale SRAM Design: Bhupendra Singh Reniwal, Pooran Singh, Ambika Prasad Shah,...

Energy Efficient and Reliable Embedded Nanoscale SRAM Design

Bhupendra Singh Reniwal, Pooran Singh, Ambika Prasad Shah, Santosh Kumar Vishvakarma

 (sign in to rate)
Loot Price R3,772 Discovery Miles 37 720 | Repayment Terms: R353 pm x 12*

Bookmark and Share

Expected to ship within 12 - 17 working days

This reference text covers a wide spectrum for designing robust embedded memory and peripheral circuitry. It will serve as a useful text for senior undergraduate, graduate students and professionals in areas including electronics and communications engineering, electrical engineering, mechanical engineering, and aerospace engineering. Discusses low power design methodologies for SRAM. Covers radiation hardened SRAM design for aerospace applications. Focusses on various reliability issues which are faced by sub-micron technologies. Exhibits more stable memory topologies. Nanoscale technologies unveiled significant challenges to the design of energy efficient and reliable SRAMs. This reference text investigates the impact of process variation, leakage, aging, soft errors and related reliability issues in embedded memory and periphery circuitry. The text adopts a unique way to explain SRAM bitcell, array design and analysis of its design parameters to meet the sub-nano-regime challenges for CMOS devices. It comprehensively covers low power design methodologies for SRAM, exhibits more stable memory topologies, and radiation hardened SRAM design for aerospace applications. Every chapter includes glossary, highlights, question bank, and problems. The text will serve as a useful text for senior undergraduate, graduate students and professionals in areas including electronics and communications engineering, electrical engineering, mechanical engineering, and aerospace engineering. Discussing compressively study of variability induced failure mechanism in sense amplifiers and power, delay and read yield trade-offs, this reference text will serve as a useful text for senior undergraduate, graduate students and professionals in areas including electronics and communications engineering, electrical engineering, mechanical engineering, and aerospace engineering. It covers development of robust SRAMs, well suited for low-power multi-core processors for wireless sensors node, battery-operated portable devices, personal healthcare assistants and smart IoT applications.

General

Imprint: Taylor & Francis
Country of origin: United Kingdom
Release date: November 2023
First published: 2024
Authors: Bhupendra Singh Reniwal • Pooran Singh • Ambika Prasad Shah • Santosh Kumar Vishvakarma
Dimensions: 234 x 156mm (L x W)
Pages: 272
ISBN-13: 978-1-03-208159-5
Categories: Books
Promotions
LSN: 1-03-208159-7
Barcode: 9781032081595

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners