0
Your cart

Your cart is empty

Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components

Buy Now

Optimal VLSI Architectural Synthesis - Area, Performance and Testability (Hardcover, 1992 ed.) Loot Price: R4,324
Discovery Miles 43 240
Optimal VLSI Architectural Synthesis - Area, Performance and Testability (Hardcover, 1992 ed.): Catherine H. Gebotys, Mohamed...

Optimal VLSI Architectural Synthesis - Area, Performance and Testability (Hardcover, 1992 ed.)

Catherine H. Gebotys, Mohamed I. Elmasry

Series: The Springer International Series in Engineering and Computer Science, 158

 (sign in to rate)
Loot Price R4,324 Discovery Miles 43 240 | Repayment Terms: R405 pm x 12*

Bookmark and Share

Expected to ship within 12 - 17 working days

Although research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. This in our view is due to the inability of current architectural synthesizers to provide area-delay competitive (or "optimal") architectures, that will support interfaces to analog, asynchronous, and other complex processes. They also fail to incorporate testability. The OASIC (optimal architectural synthesis with interface constraints) architectural synthesizer and the CATREE (computer aided trees) synthesizer demonstrate how these problems can be solved. Traditionally architectural synthesis is viewed as NP hard and there fore most research has involved heuristics. OASIC demonstrates by using an IP approach (using polyhedral analysis), that most input algo rithms can be synthesized very fast into globally optimal architectures. Since a mathematical model is used, complex interface constraints can easily be incorporated and solved. Research in test incorporation has in general been separate from syn thesis research. This is due to the fact that traditional test research has been at the gate or lower level of design representation. Nevertheless as technologies scale down, and complexity of design scales up, the push for reducing testing times is increased. On way to deal with this is to incorporate test strategies early in the design process. The second half of this text examines an approach for integrating architectural synthesis with test incorporation. Research showed that test must be considered during synthesis to provide good architectural solutions which minimize Xlll area delay cost functions."

General

Imprint: Springer
Country of origin: Netherlands
Series: The Springer International Series in Engineering and Computer Science, 158
Release date: October 1991
First published: 1992
Authors: Catherine H. Gebotys • Mohamed I. Elmasry
Dimensions: 235 x 155 x 19mm (L x W x T)
Format: Hardcover
Pages: 289
Edition: 1992 ed.
ISBN-13: 978-0-7923-9223-1
Categories: Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components
LSN: 0-7923-9223-X
Barcode: 9780792392231

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners