High-Performance and Low-Power Network on Chip Switch (Paperback)

Low leakage power switch is proposed to allow saving in power dissipation of the Network on Chip (NoC). Two power reduction techniques are exploited to design the proposed switch. The proposed NoC switch employs power supply gating to reduce the power dissipation. Adaptive virtual channel (AVC) is proposed as a novel technique to reduce power dissipation of the NoC switch. AVC technique is proposed as an efficient technique to reduce the active area using hierarchical multiplexing tree. Moreover, power gating reduces the average leakage power consumption of proposed switch. The proposed techniques reduce the leakage and dynamic power dissipation of the switch.

General

Imprint:	Lap Lambert Academic Publishing
Country of origin:	United States
Release date:	February 2012
First published:	February 2012
Authors:	Ezz-Eldin Rabab • El-Moursy Magdy a. • Gody Amr M.
Dimensions:	229 x 152 x 7mm (L x W x T)
Format:	Paperback - Trade
Pages:	120
ISBN-13:	978-3-8484-0145-1
Categories:	Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > General
LSN:	3-8484-0145-2
Barcode:	9783848401451

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!