Static Timing Analysis for Nanometer Designs - A Practical Approach (Hardcover, 2009 ed.)

iming, timing, timing! That is the main concern of a digital designer charged with designing a semiconductor chip. What is it, how is it T described, and how does one verify it? The design team of a large digital design may spend months architecting and iterating the design to achieve the required timing target. Besides functional verification, the t- ing closure is the major milestone which dictates when a chip can be - leased to the semiconductor foundry for fabrication. This book addresses the timing verification using static timing analysis for nanometer designs. The book has originated from many years of our working in the area of timing verification for complex nanometer designs. We have come across many design engineers trying to learn the background and various aspects of static timing analysis. Unfortunately, there is no book currently ava- able that can be used by a working engineer to get acquainted with the - tails of static timing analysis. The chip designers lack a central reference for information on timing, that covers the basics to the advanced timing veri- cation procedures and techniques.

General

Imprint:	Springer-Verlag New York
Country of origin:	United States
Release date:	April 2009
First published:	2009
Authors:	J. Bhasker • Rakesh Chadha
Dimensions:	235 x 155 x 31mm (L x W x T)
Format:	Hardcover
Pages:	572
Edition:	2009 ed.
ISBN-13:	978-0-387-93819-6
Categories:	Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components Promotions
LSN:	0-387-93819-2
Barcode:	9780387938196

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!