0
Your cart

Your cart is empty

Books > Professional & Technical > Energy technology & engineering > Electrical engineering

Buy Now

System-on-Chip Test Architectures, Volume . - Nanometer Design for Testability (Hardcover) Loot Price: R1,692
Discovery Miles 16 920
System-on-Chip Test Architectures, Volume . - Nanometer Design for Testability (Hardcover): Laung-terng Wang, Charles E....

System-on-Chip Test Architectures, Volume . - Nanometer Design for Testability (Hardcover)

Laung-terng Wang, Charles E. Stroud, Nur A. Touba

Series: Systems on Silicon

 (sign in to rate)
Loot Price R1,692 Discovery Miles 16 920 | Repayment Terms: R159 pm x 12*

Bookmark and Share

Expected to ship within 12 - 17 working days

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost.
This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.
KEY FEATURES
* Emphasizes VLSI Test principles and Design for Testability architectures, with numerous illustrations/examples.
* Most up-to-date coverage available, including Fault Tolerance, Low-Power Testing, Defect and Error Tolerance, Network-on-Chip (NOC) Testing, Software-Based Self-Testing, FPGA Testing, MEMS Testing, and System-In-Package (SIP) Testing, which are not yet available in any testing book.
* Covers the entire spectrum of VLSI testing and DFT architectures, from digital and analog, to memory circuits, and fault diagnosis and self-repair from digital to memory circuits.
* Discusses future nanotechnology test trends and challenges facing the nanometer design era; promising nanotechnology test techniques, including Quantum-Dots, Cellular Automata, Carbon-Nanotubes, and Hybrid Semiconductor/Nanowire/Molecular Computing.
* Practical problems at the end of each chapter for students.

General

Imprint: Morgan Kaufmann Publishers In
Country of origin: United States
Series: Systems on Silicon
Release date: 2008
First published: November 2007
Authors: Laung-terng Wang • Charles E. Stroud • Nur A. Touba
Dimensions: 235 x 191 x 38mm (L x W x T)
Format: Hardcover
Pages: 896
ISBN-13: 978-0-12-373973-5
Categories: Books > Professional & Technical > Energy technology & engineering > Electrical engineering > General
Books > Academic & Education > Professional & Technical > Computing
LSN: 0-12-373973-X
Barcode: 9780123739735

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners