0
Your cart

Your cart is empty

Books > Professional & Technical > Energy technology & engineering > Electrical engineering

Buy Now

Low-Power Deep Sub-Micron CMOS Logic - Sub-threshold Current Reduction (Paperback, Softcover reprint of the original 1st ed. 2004) Loot Price: R1,503
Discovery Miles 15 030
Low-Power Deep Sub-Micron CMOS Logic - Sub-threshold Current Reduction (Paperback, Softcover reprint of the original 1st ed....

Low-Power Deep Sub-Micron CMOS Logic - Sub-threshold Current Reduction (Paperback, Softcover reprint of the original 1st ed. 2004)

P Van Der Meer, A. Van Staveren, Arthur H. M. van Roermund

Series: The Springer International Series in Engineering and Computer Science, 841

 (sign in to rate)
Loot Price R1,503 Discovery Miles 15 030 | Repayment Terms: R141 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

The strong interaction between the demand for increasing chip functionality and data-processing speeds, and technological trends in the integrated circuit industry, like e.g. shrinking device geometry, growing chip area and increased transistor switching speeds, cause a huge increase in power dissipation for deep sub-micron digital CMOS circuits. Low-Power Deep Sub-micron CMOS Logic, Sub-threshold Current Reduction classifies all power dissipation sources in digital CMOS circuits and provides for a systematic approach of power reduction techniques. A clear distinction has been made between power dissipated to perform a calculation in a certain time frame, i.e. functional power dissipation, and power dissipated even when a circuit is idle, i.e. parasitical power dissipation. The threshold voltage level forms an important link between the functional and the parasitical power dissipation. Since for high data-processing speeds the threshold voltage needs to be low, whereas for low sub-threshold leakage currents it needs to be high. The latter is extremely important for battery operated circuits in standby modes.Therefore, a separate classification of sub-threshold current reduction techniques is presented showing existing and new circuit topologies. Low-Power Deep Sub-micron CMOS Logic, Sub-threshold Current Reduction is a valuable book for researchers, designers as well as students in the field of low-power digital design. Power dissipation is discussed from a fundamental, quantum mechanical and a practical point of view. Theory is accompanied with practical circuit implementations and measurement results.

General

Imprint: Springer-Verlag New York
Country of origin: United States
Series: The Springer International Series in Engineering and Computer Science, 841
Release date: July 2012
First published: 2004
Authors: P Van Der Meer • A. Van Staveren • Arthur H. M. van Roermund
Dimensions: 235 x 155 x 9mm (L x W x T)
Format: Paperback
Pages: 154
Edition: Softcover reprint of the original 1st ed. 2004
ISBN-13: 978-1-4757-1057-1
Categories: Books > Computing & IT > General theory of computing > General
Books > Computing & IT > Applications of computing > General
Books > Professional & Technical > Technology: general issues > Technical design > General
Books > Professional & Technical > Energy technology & engineering > Electrical engineering > General
Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > General
Promotions
LSN: 1-4757-1057-7
Barcode: 9781475710571

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners