0
Your cart

Your cart is empty

Books > Computing & IT > Computer hardware & operating systems

Not currently available

Embedded SoPC Design with NIOS II Processor and Verilog Examples (Hardcover) Loot Price: R2,706
Discovery Miles 27 060
You Save: R660 (20%)
Embedded SoPC Design with NIOS II Processor and Verilog Examples (Hardcover): PP Chu

Embedded SoPC Design with NIOS II Processor and Verilog Examples (Hardcover)

PP Chu

 (sign in to rate)
List price R3,366 Loot Price R2,706 Discovery Miles 27 060 | Repayment Terms: R254 pm x 12* You Save R660 (20%)

Bookmark and Share

Supplier out of stock. If you add this item to your wish list we will let you know when it becomes available.

Explores the unique hardware programmability of FPGA-based embedded systems, using a learn-by-doing approach to introduce the concepts and techniques for embedded SoPC design with Verilog

An SoPC (system on a programmable chip) integrates a processor, memory modules, I/O peripherals, and custom hardware accelerators into a single FPGA (field-programmable gate array) device. In addition to the customized software, customized hardware can be developed and incorporated into the embedded system as well--allowing us to configure the soft-core processor, create tailored I/O interfaces, and develop specialized hardware accelerators for computation-intensive tasks.

Utilizing an Altera FPGA prototyping board and its Nios II soft-core processor, Embedded SoPC Design with Nios II Processor and Verilog Examples takes a "learn by doing" approach to illustrate the hardware and software design and development process by including realistic projects that can be implemented and tested on the board.

Emphasizing hardware design and integration throughout, the book is divided into four major parts:

Part I covers HDL and synthesis of custom hardware

Part II introduces the Nios II processor and provides an overview of embedded software development

Part III demonstrates the design and development of hardware and software of several complex I/O peripherals, including a PS2 keyboard and mouse, a graphic video controller, an audio codec, and an SD (secure digital) card

Part IV provides several case studies of the integration of hardware accelerators, including a custom GCD (greatest common divisor) circuit, a Mandelbrot set fractal circuit, and an audio synthesizer based on DDFS (direct digital frequency synthesis) methodology

While designing and developing an embedded SoPC can be rewarding, the learning can be a long and winding journey. This book shows the trail ahead and guides readers through the initial steps to exploit the full potential of this emerging methodology.

General

Imprint: John Wiley & Sons
Country of origin: United States
Release date: May 2012
First published: 2012
Authors: PP Chu
Dimensions: 267 x 179 x 48mm (L x W x T)
Format: Hardcover
Pages: 782
ISBN-13: 978-1-118-01103-4
Categories: Books > Professional & Technical > Electronics & communications engineering > General
Books > Computing & IT > Computer hardware & operating systems > General
LSN: 1-118-01103-1
Barcode: 9781118011034

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners