0
Your cart

Your cart is empty

Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components

Buy Now

Direct Transistor-Level Layout for Digital Blocks (Hardcover, 2004 ed.) Loot Price: R3,084
Discovery Miles 30 840
Direct Transistor-Level Layout for Digital Blocks (Hardcover, 2004 ed.): Prakash Gopalakrishnan, Rob A. Rutenbar

Direct Transistor-Level Layout for Digital Blocks (Hardcover, 2004 ed.)

Prakash Gopalakrishnan, Rob A. Rutenbar

 (sign in to rate)
Loot Price R3,084 Discovery Miles 30 840 | Repayment Terms: R289 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library.
Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability.
The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout.
Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers.

General

Imprint: Springer-Verlag New York
Country of origin: United States
Release date: June 2004
First published: 2004
Authors: Prakash Gopalakrishnan • Rob A. Rutenbar
Dimensions: 232 x 156 x 9mm (L x W x T)
Format: Hardcover
Pages: 125
Edition: 2004 ed.
ISBN-13: 978-1-4020-7665-7
Categories: Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components
LSN: 1-4020-7665-7
Barcode: 9781402076657

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

You might also like..

Introduction to PCM Telemetering Systems
Stephen Horan Hardcover R7,017 Discovery Miles 70 170
Principles of Electric Circuits…
Thomas Floyd, David Buchla Paperback R2,707 R2,460 Discovery Miles 24 600
Electronic Design Automation for…
Luciano Lavagno, Igor L Markov, … Paperback R3,865 Discovery Miles 38 650
Adaptive Filter Theory : International…
Simon Haykin Paperback R2,578 Discovery Miles 25 780
Digital Fundamentals: A Systems Approach…
Thomas Floyd Paperback R2,062 Discovery Miles 20 620
Electronics Fundamentals: Circuits…
Thomas Floyd, David Buchla Paperback R2,310 Discovery Miles 23 100
Linear Integrated Circuits
D.Roy Choudhury, Shail B. Jain Hardcover R1,069 Discovery Miles 10 690
Electrical Installation Calculations…
Christopher Kitcher Paperback R1,064 Discovery Miles 10 640
Electro Circuit Analysis
S.R. Paranjothi Hardcover R1,265 Discovery Miles 12 650
Smart Electronic Systems - Heterogeneous…
L-R Zheng Hardcover R3,464 R2,772 Discovery Miles 27 720
Progress In Liquid Crystal (Lc) Science…
Hoi-Sing Kwok, Shohei Naemura, … Hardcover R6,880 Discovery Miles 68 800
CMOS Analog Integrated Circuits…
Tertulien Ndjountche Paperback R2,536 Discovery Miles 25 360

See more

Partners