Cache Configuration for High Performance Embedded Systems (Paperback)

Embedded computing systems are special-purpose computer systems designed for applications to perform a specific task. With enormous advancements in technology, embedded system applications range from toys to avionics. The design of these systems involve challenging metrics out which performance and power form the most crucial ones. Recent advancements in semiconductor technology have made power consumption also a limiting factor for embedded system design. SRAM being faster than the DRAM, cache memory comprising of SRAM is configured between the CPU and the main memory. The CPU can access the main memory (DRAM) only via the cache memory. Cache memories are employed in all the computing applications along with the processors. The size of cache allowed for inclusion on a chip is limited by the large physical size and large power consumption of the SRAM cells used in cache memory. Hence, its effective configuration for small size and low power consumption is very crucial in embedded system design. An optimal cache configuration technique is presented for the effective reduction of size and high performance. It is also shown that not only the memory module, but also the bus interconnect

General

Imprint:	Lap Lambert Academic Publishing
Country of origin:	United States
Release date:	June 2013
First published:	June 2013
Authors:	Srilatha Chepure • C V Guru Rao • N. Ramesh Babu
Dimensions:	229 x 152 x 3mm (L x W x T)
Format:	Paperback - Trade
Pages:	56
ISBN-13:	978-3-659-39232-0
Categories:	Books > Computing & IT > Computer communications & networking > General
LSN:	3-659-39232-4
Barcode:	9783659392320

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!