Low Power and High Performance Array Multiplier (Paperback)

Arithmetic circuits, like adders and multipliers, are one of the basic components in the design of communication circuits. In fact 8.72% of all instructions in a typical scientific program are multiplies. The multiplier is a fairly large block of a computing system. Multiplier is not only a high-delay block but also a significant source of power dissipation. That's why, if one also aims to minimize power consumption, it is of great interest to identify the techniques to be applied to reduce delay by using various delay optimizations. Array architecture is a popular technique to implement the multipliers due to its compact structure. In this book, six array multiplier circuits using different AND cells and XOR gates have been designed, simulated, analyzed and compared. This analysis should help shed some light on the low power and high throughput 2x2 array multiplier cells and should be especially useful for post graduate students and research scholars working in low power VLSI circuit design field."

General

Imprint:	Lap Lambert Academic Publishing
Country of origin:	Germany
Release date:	December 2011
First published:	December 2011
Authors:	Tripti Sharma • K. G. Sharma • B.P. Singh
Dimensions:	229 x 152 x 4mm (L x W x T)
Format:	Paperback - Trade
Pages:	68
ISBN-13:	978-3-8473-1031-0
Categories:	Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > General
LSN:	3-8473-1031-3
Barcode:	9783847310310

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!