|
Showing 1 - 2 of
2 matches in All Departments
|
Algorithms and Architectures for Parallel Processing - 16th International Conference, ICA3PP 2016, Granada, Spain, December 14-16, 2016, Proceedings (Paperback, 1st ed. 2016)
Jesus Carretero, Javier Garcia Blas, Ryan K.l. Ko, Peter Mueller, Koji Nakano
|
R1,643
Discovery Miles 16 430
|
Ships in 10 - 15 working days
|
This book constitutes the refereed proceedings of the 16th
International Conference on Algorithms and Architectures for
Parallel Processing, ICA3PP 2016, held in Granada, Spain, in
December 2016. The 30 full papers and 22 short papers presented
were carefully reviewed and selected from 117 submissions. They
cover many dimensions of parallel algorithms and architectures,
encompassing fundamental theoretical approaches, practical
experimental projects, and commercial components and systems trying
to push beyond the limits of existing technologies, including
experimental efforts, innovative systems, and investigations that
identify weaknesses in existing parallel processing technology.
|
Algorithms and Architectures for Parallel Processing - ICA3PP 2016 Collocated Workshops: SCDT, TAPEMS, BigTrust, UCER, DLMCS, Granada, Spain, December 14-16, 2016, Proceedings (Paperback, 1st ed. 2016)
Jesus Carretero, Javier Garcia Blas, Victor Gergel, Vladimir Voevodin, Iosif Meyerov, …
|
R2,652
Discovery Miles 26 520
|
Ships in 10 - 15 working days
|
This book constitutes the refereed workshop proceedings of the 16th
International Conference on Algorithms and Architectures for
Parallel Processing, ICA3PP 2016, held in Granada, Spain, in
December 2016. The 30 full papers presented were carefully reviewed
and selected from 58 submissions. They cover many dimensions of
parallel algorithms and architectures, encompassing fundamental
theoretical approaches, practical experimental projects, and
commercial components and systems trying to push beyond the limits
of existing technologies, including experimental efforts,
innovative systems, and investigations that identify weaknesses in
existing parallel processing technology.
|
|