|
Showing 1 - 2 of
2 matches in All Departments
As integrated circuit (IC) feature sizes scaled below a quarter of
a micron, thereby defining the deep submicron (DSM) era, there
began a gradual shift in the impact on performance due to the metal
interconnections among the active circuit components. Once viewed
as merely parasitics in terms of their relevance to the overall
circuit behavior, the interconnect can now have a dominant impact
on the IC area and performance. Beginning in the late 1980's there
was significant research toward better modeling and
characterization of the resistance, capacitance and ultimately the
inductance of on-chip interconnect. IC Interconnect Analysis covers
the state-of-the-art methods for modeling and analyzing IC
interconnect based on the past fifteen years of research. This is
done at a level suitable for most practitioners who work in the
semiconductor and electronic design automation fields, but also
includes significant depth for the research professionals who will
ultimately extend this work into other areas and applications. IC
Interconnect Analysis begins with an in-depth coverage of delay
metrics, including the ubiquitous Elmore delay and its many
variations. This is followed by an outline of moment matching
methods, calculating moments efficiently, and Krylov subspace
methods for model order reduction. The final two chapters describe
how to interface these reduced-order models to circuit simulators
and gate-level timing analyzers respectively. IC Interconnect
Analysis is written for CAD tool developers, IC designers and
graduate students.
As integrated circuit (IC) feature sizes scaled below a quarter of
a micron, thereby defining the deep submicron (DSM) era, there
began a gradual shift in the impact on performance due to the metal
interconnections among the active circuit components. Once viewed
as merely parasitics in terms of their relevance to the overall
circuit behavior, the interconnect can now have a dominant impact
on the IC area and performance. Beginning in the late 1980's there
was significant research toward better modeling and
characterization of the resistance, capacitance and ultimately the
inductance of on-chip interconnect. IC Interconnect Analysis covers
the state-of-the-art methods for modeling and analyzing IC
interconnect based on the past fifteen years of research. This is
done at a level suitable for most practitioners who work in the
semiconductor and electronic design automation fields, but also
includes significant depth for the research professionals who will
ultimately extend this work into other areas and applications. IC
Interconnect Analysis begins with an in-depth coverage of delay
metrics, including the ubiquitous Elmore delay and its many
variations. This is followed by an outline of moment matching
methods, calculating moments efficiently, and Krylov subspace
methods for model order reduction. The final two chapters describe
how to interface these reduced-order models to circuit simulators
and gate-level timing analyzers respectively. IC Interconnect
Analysis is written for CAD tool developers, IC designers and
graduate students.
|
You may like...
Loot
Nadine Gordimer
Paperback
(2)
R398
R330
Discovery Miles 3 300
Morbius
Jared Leto, Matt Smith, …
DVD
R179
Discovery Miles 1 790
Loot
Nadine Gordimer
Paperback
(2)
R398
R330
Discovery Miles 3 300
Loot
Nadine Gordimer
Paperback
(2)
R398
R330
Discovery Miles 3 300
|
Email address subscribed successfully.
A activation email has been sent to you.
Please click the link in that email to activate your subscription.