0
Your cart

Your cart is empty

Browse All Departments
  • All Departments
Price
  • R100 - R250 (1)
  • R2,500 - R5,000 (4)
  • -
Status
Brand

Showing 1 - 5 of 5 matches in All Departments

Analysis and Design of Resilient VLSI Circuits - Mitigating Soft Errors and Process Variations (Hardcover, 2010 ed.): Rajesh... Analysis and Design of Resilient VLSI Circuits - Mitigating Soft Errors and Process Variations (Hardcover, 2010 ed.)
Rajesh Garg
R4,479 Discovery Miles 44 790 Ships in 10 - 15 working days

This monograph is motivated by the challenges faced in designing reliable VLSI systems in modern VLSI processes. The reliable operation of integrated circuits (ICs) has become increasingly dif?cult to achieve in the deep submicron (DSM) era. With continuouslydecreasing device feature sizes, combinedwith lower supply voltages and higher operating frequencies, the noise immunity of VLSI circuits is decreasing alarmingly. Thus, VLSI circuits are becoming more vulnerable to noise effects such as crosstalk, power supply variations, and radiation-inducedsoft errors. Among these noise sources, soft errors(or error caused by radiation particle strikes) have become an increasingly troublesome issue for memory arrays as well as c- binational logic circuits. Also, in the DSM era, process variations are increasing at a signi?cant rate, making it more dif?cult to design reliable VLSI circuits. Hence, it is important to ef?ciently design robust VLSI circuits that are resilient to radiation particle strikes and process variations. The work presented in this research mo- graph presents several analysis and design techniques with the goal of realizing VLSI circuits, which are radiation and process variation tolerant.

Minimizing and Exploiting Leakage in VLSI Design (Hardcover, 2010 ed.): Nikhil Jayakumar, Suganth Paul, Rajesh Garg Minimizing and Exploiting Leakage in VLSI Design (Hardcover, 2010 ed.)
Nikhil Jayakumar, Suganth Paul, Rajesh Garg
R4,485 Discovery Miles 44 850 Ships in 10 - 15 working days

Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today. Traditionally, dynamic (switching) power has dominated the total power consumption of an IC. However, due to current scaling trends, leakage power has now become a major component of the total power consumption in VLSI circuits. Leakage power reduction is especially important in portable/hand-held electronics such as cell-phones and PDAs. This book presents two techniques aimed at reducing leakage power in digital VLSI ICs. The first technique reduces leakage through the selective use of high threshold voltage sleep transistors. The second technique reduces leakage by applying the optimal Reverse Body Bias (RBB) voltage. This book also shows readers how to turn the leakage problem into an opportunity, through the use of sub-threshold logic.

Analysis and Design of Resilient VLSI Circuits - Mitigating Soft Errors and Process Variations (Paperback, 2010 ed.): Rajesh... Analysis and Design of Resilient VLSI Circuits - Mitigating Soft Errors and Process Variations (Paperback, 2010 ed.)
Rajesh Garg
R3,119 Discovery Miles 31 190 Ships in 10 - 15 working days

This monograph is motivated by the challenges faced in designing reliable VLSI systems in modern VLSI processes. The reliable operation of integrated circuits (ICs) has become increasingly dif?cult to achieve in the deep submicron (DSM) era. With continuouslydecreasing device feature sizes, combinedwith lower supply voltages and higher operating frequencies, the noise immunity of VLSI circuits is decreasing alarmingly. Thus, VLSI circuits are becoming more vulnerable to noise effects such as crosstalk, power supply variations, and radiation-inducedsoft errors. Among these noise sources, soft errors(or error caused by radiation particle strikes) have become an increasingly troublesome issue for memory arrays as well as c- binational logic circuits. Also, in the DSM era, process variations are increasing at a signi?cant rate, making it more dif?cult to design reliable VLSI circuits. Hence, it is important to ef?ciently design robust VLSI circuits that are resilient to radiation particle strikes and process variations. The work presented in this research mo- graph presents several analysis and design techniques with the goal of realizing VLSI circuits, which are radiation and process variation tolerant.

Minimizing and Exploiting Leakage in VLSI Design (Paperback, 2010 ed.): Nikhil Jayakumar, Suganth Paul, Rajesh Garg Minimizing and Exploiting Leakage in VLSI Design (Paperback, 2010 ed.)
Nikhil Jayakumar, Suganth Paul, Rajesh Garg
R3,119 Discovery Miles 31 190 Ships in 10 - 15 working days

Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today. Traditionally, dynamic (switching) power has dominated the total power consumption of an IC. However, due to current scaling trends, leakage power has now become a major component of the total power consumption in VLSI circuits. Leakage power reduction is especially important in portable/hand-held electronics such as cell-phones and PDAs. This book presents two techniques aimed at reducing leakage power in digital VLSI ICs. The first technique reduces leakage through the selective use of high threshold voltage sleep transistors. The second technique reduces leakage by applying the optimal Reverse Body Bias (RBB) voltage. This book also shows readers how to turn the leakage problem into an opportunity, through the use of sub-threshold logic.

Employees Are Diamonds - The Value of Investing in Your Human Capital: Rajesh Garg Employees Are Diamonds - The Value of Investing in Your Human Capital
Rajesh Garg
R164 Discovery Miles 1 640 Ships in 10 - 15 working days
Free Delivery
Pinterest Twitter Facebook Google+
You may like...
The E-Learning Strategy
Matthew W Rinehart Hardcover R426 R400 Discovery Miles 4 000
Bad Luck Penny
Amy Heydenrych Paperback  (1)
R365 Discovery Miles 3 650
The Official CIA Manual of Trickery and…
H. Keith Melton, Robert Wallace Paperback R457 R424 Discovery Miles 4 240
An Island
Karen Jennings Paperback  (1)
R292 Discovery Miles 2 920
Moderators and Mediators of Youth…
Marija Maric, Pier J M Prins, … Hardcover R2,672 Discovery Miles 26 720
Developmental and Reproductive…
Ronald D. Hood Hardcover R5,922 Discovery Miles 59 220
Meeting Churchill - A Life In 90…
Sinclair McKay Hardcover R430 R397 Discovery Miles 3 970
Online Learning and Assessment in Higher…
Robyn Benson, Charlotte Brack Paperback R1,648 Discovery Miles 16 480
Reflection of Selection
Jocelyne Leblanc Paperback R465 R440 Discovery Miles 4 400
Handbook of Geometry and Topology of…
Jose Luis Cisneros-Molina, Dung Trang Le, … Hardcover R4,727 R4,282 Discovery Miles 42 820

 

Partners