|
Showing 1 - 4 of
4 matches in All Departments
I am glad to see this new book on the e language and on
verification. I am especially glad to see a description of the e
Reuse Methodology (eRM). The main goal of verification is, after
all, finding more bugs quicker using given resources, and
verification reuse (module-to-system, old-system-to-new-system etc.
) is a key enabling component. This book offers a fresh approach in
teaching the e hardware verification language within the context of
coverage driven verification methodology. I hope it will help the
reader und- stand the many important and interesting topics
surrounding hardware verification. Yoav Hollander Founder and CTO,
Verisity Inc. Preface This book provides a detailed coverage of the
e hardware verification language (HVL), state of the art
verification methodologies, and the use of e HVL as a facilitating
verification tool in implementing a state of the art verification
environment. It includes comprehensive descriptions of the new
concepts introduced by the e language, e language syntax, and its
as- ciated semantics. This book also describes the architectural
views and requirements of verifi- tion environments (randomly
generated environments, coverage driven verification environments,
etc. ), verification blocks in the architectural views (i. e.
generators, initiators, c- lectors, checkers, monitors, coverage
definitions, etc. ) and their implementations using the e HVL.
Moreover, the e Reuse Methodology (eRM), the motivation for
defining such a gui- line, and step-by-step instructions for
building an eRM compliant e Verification Component (eVC) are also
discussed.
Logic Synthesis for Low Power VLSI Designs presents a systematic
and comprehensive treatment of power modeling and optimization at
the logic level. More precisely, this book provides a detailed
presentation of methodologies, algorithms and CAD tools for power
modeling, estimation and analysis, synthesis and optimization at
the logic level. Logic Synthesis for Low Power VLSI Designs
contains detailed descriptions of technology-dependent logic
transformations and optimizations, technology decomposition and
mapping, and post-mapping structural optimization techniques for
low power. It also emphasizes the trade-off techniques for
two-level and multi-level logic circuits that involve power
dissipation and circuit speed, in the hope that the readers can
better understand the issues and ways of achieving their power
dissipation goal while meeting the timing constraints. Logic
Synthesis for Low Power VLSI Designs is written for VLSI design
engineers, CAD professionals, and students who have had a basic
knowledge of CMOS digital design and logic synthesis.
I am glad to see this new book on the e language and on
verification. I am especially glad to see a description of the e
Reuse Methodology (eRM). The main goal of verification is, after
all, finding more bugs quicker using given resources, and
verification reuse (module-to-system, old-system-to-new-system etc.
) is a key enabling component. This book offers a fresh approach in
teaching the e hardware verification language within the context of
coverage driven verification methodology. I hope it will help the
reader und- stand the many important and interesting topics
surrounding hardware verification. Yoav Hollander Founder and CTO,
Verisity Inc. Preface This book provides a detailed coverage of the
e hardware verification language (HVL), state of the art
verification methodologies, and the use of e HVL as a facilitating
verification tool in implementing a state of the art verification
environment. It includes comprehensive descriptions of the new
concepts introduced by the e language, e language syntax, and its
as- ciated semantics. This book also describes the architectural
views and requirements of verifi- tion environments (randomly
generated environments, coverage driven verification environments,
etc. ), verification blocks in the architectural views (i. e.
generators, initiators, c- lectors, checkers, monitors, coverage
definitions, etc. ) and their implementations using the e HVL.
Moreover, the e Reuse Methodology (eRM), the motivation for
defining such a gui- line, and step-by-step instructions for
building an eRM compliant e Verification Component (eVC) are also
discussed.
Logic Synthesis for Low Power VLSI Designs presents a systematic
and comprehensive treatment of power modeling and optimization at
the logic level. More precisely, this book provides a detailed
presentation of methodologies, algorithms and CAD tools for power
modeling, estimation and analysis, synthesis and optimization at
the logic level. Logic Synthesis for Low Power VLSI Designs
contains detailed descriptions of technology-dependent logic
transformations and optimizations, technology decomposition and
mapping, and post-mapping structural optimization techniques for
low power. It also emphasizes the trade-off techniques for
two-level and multi-level logic circuits that involve power
dissipation and circuit speed, in the hope that the readers can
better understand the issues and ways of achieving their power
dissipation goal while meeting the timing constraints. Logic
Synthesis for Low Power VLSI Designs is written for VLSI design
engineers, CAD professionals, and students who have had a basic
knowledge of CMOS digital design and logic synthesis.
|
You may like...
Southpaw
Jake Gyllenhaal, Forest Whitaker, …
DVD
R99
R24
Discovery Miles 240
Loot
Nadine Gordimer
Paperback
(2)
R398
R330
Discovery Miles 3 300
Loot
Nadine Gordimer
Paperback
(2)
R398
R330
Discovery Miles 3 300
Poor Things
Emma Stone, Mark Ruffalo, …
DVD
R449
R329
Discovery Miles 3 290
|