Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design
|
Buy Now
ASIC/SoC Functional Design Verification - A Comprehensive Guide to Technologies and Methodologies (Paperback, Softcover reprint of the original 1st ed. 2018)
Loot Price: R3,047
Discovery Miles 30 470
|
|
ASIC/SoC Functional Design Verification - A Comprehensive Guide to Technologies and Methodologies (Paperback, Softcover reprint of the original 1st ed. 2018)
Expected to ship within 10 - 15 working days
|
This book describes in detail all required technologies and
methodologies needed to create a comprehensive, functional design
verification strategy and environment to tackle the toughest job of
guaranteeing first-pass working silicon. The author first outlines
all of the verification sub-fields at a high level, with just
enough depth to allow an engineer to grasp the field before delving
into its detail. He then describes in detail industry standard
technologies such as UVM (Universal Verification Methodology), SVA
(SystemVerilog Assertions), SFC (SystemVerilog Functional
Coverage), CDV (Coverage Driven Verification), Low Power
Verification (Unified Power Format UPF), AMS (Analog Mixed Signal)
verification, Virtual Platform TLM2.0/ESL (Electronic System Level)
methodology, Static Formal Verification, Logic Equivalency Check
(LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software
Co-verification, Power Performance Area (PPA) analysis on a virtual
platform, Reuse Methodology from Algorithm/ESL to RTL, and other
overall methodologies.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!
|
|
Email address subscribed successfully.
A activation email has been sent to you.
Please click the link in that email to activate your subscription.