Optimization of Fdsoi Mosfet by Using Ground Plane and Bi Axial Strain (Paperback)

Continued miniaturization of bulk silicon CMOS transistors is being limited by degrading short channel effects.However, these techniques are rapidly approaching material and process limits. Alternate transistor architectures such as the planar ultra-thin body (UTB) FET and double-gate MOSFET may be necessary to continue gate length scaling down to the sub-10nm regime but these structures incorporate with complex quantum physical effects. In this work the optimization and design of advanced FD SOI MOSFET structure has been done. For the optimization, concept of strained silicon, to enhance the current driving capability, and ground plane (GP), to reduce the leakage, have been deployed.Design of conventional FD SOI MOSFET, strained FD SOI MOSFET and strained GPS/GPB FD SOI MOSFET has been made at two technology nodes, 25nm and 32 nm. Device design and simulation of the above structures has been carried out using the ATLAS framework of SILVACO TCAD Tool. By the use of GP, leakage has been reduced in the conventional FD SOI MOSFET but the down side is that drive current has also been decreased. In order to improve the drive current strained silicon has been Deployed.

General

Imprint:	Lap Lambert Academic Publishing
Country of origin:	Germany
Release date:	July 2012
First published:	July 2012
Authors:	Avtar Singh
Dimensions:	229 x 152 x 5mm (L x W x T)
Format:	Paperback - Trade
Pages:	80
ISBN-13:	978-3-659-18463-5
Categories:	Books > Social sciences > Education > General
LSN:	3-659-18463-2
Barcode:	9783659184635

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!