0
Your cart

Your cart is empty

Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design

Buy Now

A Primer on Hardware Prefetching (Paperback) Loot Price: R797
Discovery Miles 7 970
A Primer on Hardware Prefetching (Paperback): Babak Falsafi, Thomas F. Wenisch

A Primer on Hardware Prefetching (Paperback)

Babak Falsafi, Thomas F. Wenisch

Series: Synthesis Lectures on Computer Architecture

 (sign in to rate)
Loot Price R797 Discovery Miles 7 970 | Repayment Terms: R75 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

Since the 1970's, microprocessor-based digital platforms have been riding Moore's law, allowing for doubling of density for the same area roughly every two years. However, whereas microprocessor fabrication has focused on increasing instruction execution rate, memory fabrication technologies have focused primarily on an increase in capacity with negligible increase in speed. This divergent trend in performance between the processors and memory has led to a phenomenon referred to as the "Memory Wall." To overcome the memory wall, designers have resorted to a hierarchy of cache memory levels, which rely on the principal of memory access locality to reduce the observed memory access time and the performance gap between processors and memory. Unfortunately, important workload classes exhibit adverse memory access patterns that baffle the simple policies built into modern cache hierarchies to move instructions and data across cache levels. As such, processors often spend much time idling upon a demand fetch of memory blocks that miss in higher cache levels. Prefetching-predicting future memory accesses and issuing requests for the corresponding memory blocks in advance of explicit accesses-is an effective approach to hide memory access latency. There have been a myriad of proposed prefetching techniques, and nearly every modern processor includes some hardware prefetching mechanisms targeting simple and regular memory access patterns. This primer offers an overview of the various classes of hardware prefetchers for instructions and data proposed in the research literature, and presents examples of techniques incorporated into modern microprocessors.

General

Imprint: Springer International Publishing AG
Country of origin: Switzerland
Series: Synthesis Lectures on Computer Architecture
Release date: June 2014
First published: 2014
Authors: Babak Falsafi • Thomas F. Wenisch
Dimensions: 235 x 191mm (L x W)
Format: Paperback
Pages: 54
ISBN-13: 978-3-03-100615-9
Languages: English
Subtitles: English
Categories: Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components
Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design > General
Promotions
LSN: 3-03-100615-1
Barcode: 9783031006159

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners