This book describes an approach and supporting infrastructure to
facilitate debugging the silicon implementation of a System-on-Chip
(SOC), allowing its associated product to be introduced into the
market more quickly.Readers learn step-by-step the key requirements
for debugging a modern, silicon SOC implementation, nine factors
that complicate this debugging task, and a new debug approach that
addresses these requirements and complicating factors.The authors
novel communication-centric, scan-based, abstraction-based,
run/stop-based (CSAR) debug approach is discussed in detail,
showing how it helps to meet debug requirements and address the
nine, previously identified factors that complicate debugging
silicon implementations of SOCs. The authors also derive the debug
infrastructure requirements to support debugging of a silicon
implementation of an SOC with their CSAR debug approach. This debug
infrastructure consists of a generic on-chip debug architecture, a
configurable automated design-for-debug flow to be used during the
design of an SOC, and customizable off-chip debugger software.
Coverage includes an evaluation of the efficiency and effectiveness
of the CSAR approach and its supporting infrastructure, using six
industrial SOCs and an illustrative, example SOC model.The authors
also quantify the hardware cost and design effort to support their
approach.
"
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!