This book focusses on the spacer engineering aspects of novel
MOS-based device-circuit co-design in sub-20nm technology node, its
process complexity, variability, and reliability issues. It
comprehensively explores the FinFET/tri-gate architectures with
their circuit/SRAM suitability and tolerance to random statistical
variations.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!