Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design
|
Buy Now
Dual Mode Logic - A New Paradigm for Digital IC Design (Paperback, 1st ed. 2021)
Loot Price: R1,681
Discovery Miles 16 810
|
|
Dual Mode Logic - A New Paradigm for Digital IC Design (Paperback, 1st ed. 2021)
Expected to ship within 10 - 15 working days
|
This book presents Dual Mode Logic (DML), a new design paradigm for
digital integrated circuits. DML logic gates can operate in two
modes, each optimized for a different metric. Its on-the-fly
switching between these operational modes at the gate, block and
system levels provide maximal E-D optimization flexibility. Each
highly detailed chapter has multiple illustrations showing how the
DML paradigm seamlessly implements digital circuits that dissipate
less energy while simultaneously improving performance and reducing
area without a significant compromise in reliability. All the
facets of the DML methodology are covered, starting from basic
concepts, through single gate optimization, general module
optimization, design trade-offs and new ways DML can be integrated
into standard design flows using standard EDA tools. DML logic is
compatible with numerous applications but is particularly
advantageous for ultra-low power, reliable high performance
systems, and advanced scaled technologies Written in language
accessible to students and design engineers, each topic is oriented
toward immediate application by all those interested in an
alternative to CMOS logic. Describes a novel, promising alternative
to conventional CMOS logic, known as Dual Mode Logic (DML), with
which a single gate can be operated selectively in two modes, each
optimized for a different metric (e.g., energy consumption,
performance, size); Demonstrates several techniques at the
architectural level, which can result in high energy savings and
improved system performance; Focuses on the tradeoffs between
power, area and speed including optimizations at the transistor and
gate level, including alternatives to DML basic cells; Illustrates
DML efficiency for a variety of VLSI applications.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!
|
|
Email address subscribed successfully.
A activation email has been sent to you.
Please click the link in that email to activate your subscription.