Books > Professional & Technical > Energy technology & engineering > Electrical engineering
|
Buy Now
Design of High-Performance CMOS Voltage-Controlled Oscillators (Paperback, Softcover reprint of the original 1st ed. 2003)
Loot Price: R4,407
Discovery Miles 44 070
|
|
Design of High-Performance CMOS Voltage-Controlled Oscillators (Paperback, Softcover reprint of the original 1st ed. 2003)
Series: The Springer International Series in Engineering and Computer Science, 708
Expected to ship within 10 - 15 working days
|
Design of High-Performance CMOS Voltage-Controlled Oscillators
presents a phase noise modeling framework for CMOS ring
oscillators. The analysis considers both linear and nonlinear
operation. It indicates that fast rail-to-rail switching has to be
achieved to minimize phase noise. Additionally, in conventional
design the flicker noise in the bias circuit can potentially
dominate the phase noise at low offset frequencies. Therefore, for
narrow bandwidth PLLs, noise up conversion for the bias circuits
should be minimized. We define the effective Q factor (Qeff) for
ring oscillators and predict its increase for CMOS processes with
smaller feature sizes. Our phase noise analysis is validated via
simulation and measurement results. The digital switching noise
coupled through the power supply and substrate is usually the
dominant source of clock jitter. Improving the supply and substrate
noise immunity of a PLL is a challenging job in hostile
environments such as a microprocessor chip where millions of
digital gates are present.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!
|
|
Email address subscribed successfully.
A activation email has been sent to you.
Please click the link in that email to activate your subscription.