Formal Verification of Simulink/Stateflow Diagrams - A Deductive Approach (Hardcover, 1st ed. 2017)

This book presents a state-of-the-art technique for formal verification of continuous-time Simulink/Stateflow diagrams, featuring an expressive hybrid system modelling language, a powerful specification logic and deduction-based verification approach, and some impressive, realistic case studies. Readers will learn the HCSP/HHL-based deductive method and the use of corresponding tools for formal verification of Simulink/Stateflow diagrams. They will also gain some basic ideas about fundamental elements of formal methods such as formal syntax and semantics, and especially the common techniques applied in formal modelling and verification of hybrid systems. By investigating the successful case studies, readers will realize how to apply the pure theory and techniques to real applications, and hopefully will be inspired to start to use the proposed approach, or even develop their own formal methods in their future work.

General

Imprint:	Springer International Publishing AG
Country of origin:	Switzerland
Release date:	November 2016
First published:	2017
Authors:	Naijun Zhan • Shuling Wang • Hengjun Zhao
Dimensions:	235 x 155 x 18mm (L x W x T)
Format:	Hardcover
Pages:	258
Edition:	1st ed. 2017
ISBN-13:	978-3-319-47014-6
Categories:	Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design > General
LSN:	3-319-47014-0
Barcode:	9783319470146

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!