This text focuses on techniques for minimizing power dissipation
during test application at logic and register-transfer levels of
abstraction of the VLSI design flow. It surveys existing techniques
and presents several test automation techniques for reducing power
in scan-based sequential circuits and BIST data paths.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!