Offset Reduction Techniques in High-Speed Analog-to-Digital
Converters analyzes, describes the design, and presents test
results of Analog-to-Digital Converters (ADCs) employing the three
main high-speed architectures: flash, two-step flash and folding
and interpolation. The advantages and limitations of each one are
reviewed, and the techniques employed to improve their performance
are discussed.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!