0
Your cart

Your cart is empty

Books > Computing & IT > General theory of computing

Buy Now

Functional Verification of Programmable Embedded Architectures - A Top-Down Approach (Hardcover, 2005 ed.) Loot Price: R2,900
Discovery Miles 29 000
Functional Verification of Programmable Embedded Architectures - A Top-Down Approach (Hardcover, 2005 ed.): Prabhat Mishra,...

Functional Verification of Programmable Embedded Architectures - A Top-Down Approach (Hardcover, 2005 ed.)

Prabhat Mishra, Nikil D. Dutt

 (sign in to rate)
Loot Price R2,900 Discovery Miles 29 000 | Repayment Terms: R272 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

It is widely acknowledged that the cost of validation and testing comprises a s- nificant percentage of the overall development costs for electronic systems today, and is expected to escalate sharply in the future. Many studies have shown that up to 70% of the design development time and resources are spent on functional verification. Functional errors manifest themselves very early in the design flow, and unless they are detected up front, they can result in severe consequence- both financially and from a safety viewpoint. Indeed, several recent instances of high-profile functional errors (e. g. , the Pentium FDIV bug) have resulted in - creased attention paid to verifying the functional correctness of designs. Recent efforts have proposed augmenting the traditional RTL simulation-based validation methodology with formal techniques in an attempt to uncover hard-to-find c- ner cases, with the goal of trying to reach RTL functional verification closure. However, what is often not highlighted is the fact that in spite of the tremendous time and effort put into such efforts at the RTL and lower levels of abstraction, the complexity of contemporary embedded systems makes it difficult to guarantee functional correctness at the system level under all possible operational scenarios. The problem is exacerbated in current System-on-Chip (SOC) design meth- ologies that employ Intellectual Property (IP) blocks composed of processor cores, coprocessors, and memory subsystems. Functional verification becomes one of the major bottlenecks in the design of such systems.

General

Imprint: Springer-Verlag New York
Country of origin: United States
Release date: July 2005
First published: 2005
Authors: Prabhat Mishra • Nikil D. Dutt
Dimensions: 235 x 155 x 12mm (L x W x T)
Format: Hardcover
Pages: 180
Edition: 2005 ed.
ISBN-13: 978-0-387-26143-0
Categories: Books > Computing & IT > General theory of computing > General
LSN: 0-387-26143-5
Barcode: 9780387261430

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners