Welcome to Loot.co.za!   Sign in / Register |Wishlists & Gift Vouchers |Help | Advanced search
0
Your cart

Your cart is empty

Books > Professional & Technical > Electronics & communications engineering > Electronics engineering

Buy Now

RTL Modeling with SystemVerilog for Simulation and Synthesis - Using SystemVerilog for ASIC and FPGA Design (Paperback) Loot Price: R2,461
Discovery Miles 24 610
Repayment Terms: R231 pm x 12*
Add to cart
RTL Modeling with SystemVerilog for Simulation and Synthesis - Using SystemVerilog for ASIC and FPGA Design (Paperback): Stuart...

RTL Modeling with SystemVerilog for Simulation and Synthesis - Using SystemVerilog for ASIC and FPGA Design (Paperback)

Stuart Sutherland

 (sign in to rate)
Loot Price R2,461 Discovery Miles 24 610 | Repayment Terms: R231 pm x 12*

Bookmark and Share

Expected to ship within 18 - 22 working days

General

Imprint: Createspace Independent Publishing Platform
Release date: June 2017
Authors: Stuart Sutherland
Dimensions: 229 x 152 x 25mm (L x W x T)
Format: Paperback - Trade
Pages: 488
ISBN-13: 978-1-5467-7634-5
Categories: Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > General
Promotions
LSN: 1-5467-7634-6
Barcode: 9781546776345

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!
Books | DVD | Games | Music | Computers | Electronics | Fashion | Sport | Kitchen | Home | Pets | DIY | Toys | Baby | Health & Beauty | Stationery | Arts & Crafts
Need help?
My account
Services
Networking
Partners