|
Showing 1 - 4 of
4 matches in All Departments
Low-Voltage CMOS Log Companding Analog Design presents in detail
state-of-the-art analog circuit techniques for the very low-voltage
and low-power design of systems-on-chip in CMOS technologies. The
proposed strategy is mainly based on two bases: the Instantaneous
Log Companding Theory, and the MOSFET operating in the subthreshold
region. The former allows inner compression of the voltage
dynamic-range for very low-voltage operation, while the latter is
compatible with CMOS technologies and suitable for low-power
circuits. The required background on the specific modeling of the
MOS transistor for Companding is supplied at the beginning.
Following this general approach, a complete set of CMOS basic
building blocks is proposed and analyzed for a wide variety of
analog signal processing. In particular, the covered areas include:
amplification and AGC, arbitrary filtering, PTAT generation, and
pulse duration modulation (PDM). For each topic, several case
studies are considered to illustrate the design methodology. Also,
integrated examples in 1.2um and 0.35um CMOS technologies are
reported to verify the good agreement between design equations and
experimental data. The resulting analog circuit topologies exhibit
very low-voltage (i.e. 1V) and low-power (few tenths of uA)
capabilities. Apart from these specific design examples, a real
industrial application in the field of hearing aids is also
presented as the main demonstrator of all the proposed basic
building blocks. This system-on-chip exhibits true 1V operation,
high flexibility through digital programmability and very low-power
consumption (about 300uA including the Class-D amplifier). As a
result, the reported ASIC can meet the specifications of a complete
family of common hearing aid models. In conclusion, this book is
addressed to both industry ASIC designers who can apply its
contents to the synthesis of very low-power systems-on-chip in
standard CMOS technologies, as well as to the teachers of modern
circuit design in electronic engineering.
Oscillation-Based Test in Mixed-Signal Circuits presents the
development and experimental validation of the structural test
strategy called Oscillation-Based Test OBT in short. The results
here presented allow to assert, not only from a theoretical point
of view, but also based on a wide experimental support, that OBT is
an efficient defect-oriented test solution, complementing the
existing functional test techniques for mixed-signal circuits."
Oscillation-Based Test in Mixed-Signal Circuits presents the
development and experimental validation of the structural test
strategy called Oscillation-Based Test - OBT in short. The results
here presented allow to assert, not only from a theoretical point
of view, but also based on a wide experimental support, that OBT is
an efficient defect-oriented test solution, complementing the
existing functional test techniques for mixed-signal circuits.
Low-Voltage CMOS Log Companding Analog Design presents in detail
state-of-the-art analog circuit techniques for the very low-voltage
and low-power design of systems-on-chip in CMOS technologies. The
proposed strategy is mainly based on two bases: the Instantaneous
Log Companding Theory, and the MOSFET operating in the subthreshold
region. The former allows inner compression of the voltage
dynamic-range for very low-voltage operation, while the latter is
compatible with CMOS technologies and suitable for low-power
circuits. The required background on the specific modeling of the
MOS transistor for Companding is supplied at the beginning.
Following this general approach, a complete set of CMOS basic
building blocks is proposed and analyzed for a wide variety of
analog signal processing. In particular, the covered areas include:
amplification and AGC, arbitrary filtering, PTAT generation, and
pulse duration modulation (PDM). For each topic, several case
studies are considered to illustrate the design methodology. Also,
integrated examples in 1.2um and 0.35um CMOS technologies are
reported to verify the good agreement between design equations and
experimental data. The resulting analog circuit topologies exhibit
very low-voltage (i.e. 1V) and low-power (few tenths of uA)
capabilities. Apart from these specific design examples, a real
industrial application in the field of hearing aids is also
presented as the main demonstrator of all the proposed basic
building blocks. This system-on-chip exhibits true 1V operation,
high flexibility through digital programmability and very low-power
consumption (about 300uA including the Class-D amplifier). As a
result, the reported ASIC can meet the specifications of a complete
family of common hearing aid models. In conclusion, this book is
addressed to both industry ASIC designers who can apply its
contents to the synthesis of very low-power systems-on-chip in
standard CMOS technologies, as well as to the teachers of modern
circuit design in electronic engineering.
|
|