|
Showing 1 - 10 of
10 matches in All Departments
This book presents selected articles from INDIA SMART UTILTY WEEK
(ISUW 2020), which is the sixth edition of the Conference cum
Exhibition on Smart Grids and Smart Cities, organized by India
Smart Grid Forum from March 03-07, 2020, in New Delhi, India. ISGF
is a public private partnership initiative of the Ministry of
Power, Govt. of India, with the mandate of accelerating smart grid
deployments across the country. This book gives current scenario
updates of Indian power sector business. It also highlights various
disruptive technologies for power sector business.
Arithmetic circuits, like adders and multipliers, are one of the
basic components in the design of communication circuits. In fact
8.72% of all instructions in a typical scientific program are
multiplies. The multiplier is a fairly large block of a computing
system. Multiplier is not only a high-delay block but also a
significant source of power dissipation. That's why, if one also
aims to minimize power consumption, it is of great interest to
identify the techniques to be applied to reduce delay by using
various delay optimizations. Array architecture is a popular
technique to implement the multipliers due to its compact
structure. In this book, six array multiplier circuits using
different AND cells and XOR gates have been designed, simulated,
analyzed and compared. This analysis should help shed some light on
the low power and high throughput 2x2 array multiplier cells and
should be especially useful for post graduate students and research
scholars working in low power VLSI circuit design field."
|
|