0
Your cart

Your cart is empty

Browse All Departments
  • All Departments
Price
  • R2,500 - R5,000 (2)
  • -
Status
Brand

Showing 1 - 2 of 2 matches in All Departments

Time-interleaved Analog-to-Digital Converters (Paperback, 2011 ed.): Simon Louwsma, Ed Van Tuijl, Bram Nauta Time-interleaved Analog-to-Digital Converters (Paperback, 2011 ed.)
Simon Louwsma, Ed Van Tuijl, Bram Nauta
R2,913 Discovery Miles 29 130 Ships in 10 - 15 working days

Time-interleaved Analog-to-Digital Converters describes the research performed on low-power time-interleaved ADCs. A detailed theoretical analysis is made of the time-interleaved Track & Hold, since it must be capable of handling signals in the GHz range with little distortion, and minimal power consumption. Timing calibration is not attractive, therefore design techniques are presented which do not require timing calibration. The design of power efficient sub-ADCs is addressed with a theoretical analysis of a successive approximation converter and a pipeline converter. It turns out that the first can consume about 10 times less power than the latter, and this conclusion is supported by literature. Time-interleaved Analog-to-Digital Converters describes the design of a high performance time-interleaved ADC, with much attention for practical design aspects, aiming at both industry and research. Measurements show best-inclass performance with a sample-rate of 1.8 GS/s, 7.9 ENOBs and a power efficiency of 1 pJ/conversion-step.

Time-interleaved Analog-to-Digital Converters (Hardcover, 2011): Simon Louwsma, Ed Van Tuijl, Bram Nauta Time-interleaved Analog-to-Digital Converters (Hardcover, 2011)
Simon Louwsma, Ed Van Tuijl, Bram Nauta
R3,048 Discovery Miles 30 480 Ships in 10 - 15 working days

Time-interleaved Analog-to-Digital Converters describes the research performed on low-power time-interleaved ADCs. A detailed theoretical analysis is made of the time-interleaved Track & Hold, since it must be capable of handling signals in the GHz range with little distortion, and minimal power consumption. Timing calibration is not attractive, therefore design techniques are presented which do not require timing calibration. The design of power efficient sub-ADCs is addressed with a theoretical analysis of a successive approximation converter and a pipeline converter. It turns out that the first can consume about 10 times less power than the latter, and this conclusion is supported by literature. Time-interleaved Analog-to-Digital Converters describes the design of a high performance time-interleaved ADC, with much attention for practical design aspects, aiming at both industry and research. Measurements show best-inclass performance with a sample-rate of 1.8 GS/s, 7.9 ENOBs and a power efficiency of 1 pJ/conversion-step.

Free Delivery
Pinterest Twitter Facebook Google+
You may like...
Wonder Plant Food Stix - Premium Plant…
R49 R41 Discovery Miles 410
Nintendo Labo Customisation Set for…
R257 R119 Discovery Miles 1 190
Casio LW-200-7AV Watch with 10-Year…
R999 R884 Discovery Miles 8 840
Carbon City Zero - A Collaborative Board…
Rami Niemi Game R656 Discovery Miles 6 560
LocknLock Pet Dry Food Container (1.6L)
R109 R91 Discovery Miles 910
Bostik Clear Gel in Box (25ml)
R29 Discovery Miles 290
Bostik Clear on Blister Card (25ml)
R38 Discovery Miles 380
Cricut Explore Air 2 Machine
 (1)
R4,354 Discovery Miles 43 540
Docking Edition Multi-Functional…
R899 R500 Discovery Miles 5 000
Mexico In Mzansi
Aiden Pienaar Paperback R360 R255 Discovery Miles 2 550

 

Partners